mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-13 06:36:16 +09:00
fe6293a809
Add support for configuring the CLK_25M pin as well as the RGMII I/O voltage by the device tree. By default the AT803x PHYs outputs the 25MHz clock of the XTAL input. But this output can also be changed by software to other frequencies. This commit introduces a generic way to configure this output. Also the PHY supports different RGMII I/O voltages: 1.5V, 1.8V and 2.5V. An internal LDO is able to provide 1.5V (default) and 1.8V. The 2.5V option needs an external supply voltage. This commit adds support to switch the internal LDO to 1.8V. Signed-off-by: Michael Walle <michael@walle.cc> Acked-by: Joe Hershberger <joe.hershberger@ni.com> |
||
|---|---|---|
| .. | ||
| phy | ||
| allwinner,sun4i-emac.txt | ||
| allwinner,sun4i-mdio.txt | ||
| allwinner,sun7i-a20-gmac.txt | ||
| altera_tse.txt | ||
| aquantia-phy.txt | ||
| ethernet.txt | ||
| fixed-link.txt | ||
| fsl-tsec-phy.txt | ||
| fsl,mcf-dma-fec.txt | ||
| fsl,mcf-fec.txt | ||
| marvell-mdio.txt | ||
| mdio-mux-reg.txt | ||
| mdio-mux.txt | ||
| mdio.txt | ||
| mediatek,mt7628-eth.txt | ||
| micrel-ksz90x1.txt | ||
| phy.txt | ||
| snps,dwc-qos-ethernet.txt | ||
| stmmac.txt | ||