mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
74f04490f2
Add device trees describing possible uses of mezzanine cards depending on the SERDES protocol employed. This patch adds DPAA2 networking support for the following protocols on each SERDES block: * SD #1: 3, 7, 19, 20 * SD #2: 11 Each SERDES block has a different device tree file per protocol supported, where the IO SLOTs used are enabled and PHYs located on the mezzanine cards are described. Also, dpmac nodes are edited and their associated phy-connection-type and phy-handle are added. Top DTS files are also added for each combination of protocol on the 3 SERDES blocks. Signed-off-by: Ioana Ciornei <ioana.ciornei@nxp.com> Reviewed-by: Razvan Ionut Cirjan <razvanionut.cirjan@nxp.com> [Rebased] Signed-off-by: Priyanka Jain <priyanka.jain@nxp.com>
20 lines
349 B
Plaintext
20 lines
349 B
Plaintext
// SPDX-License-Identifier: GPL-2.0+ OR X11
|
|
/*
|
|
* NXP LX2160AQDS device tree source for SERDES protocol 20.11.x
|
|
*
|
|
* Copyright 2020 NXP
|
|
*
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include "fsl-lx2160a-qds-sd1-20.dtsi"
|
|
|
|
#include "fsl-lx2160a-qds-sd2-11.dtsi"
|
|
|
|
/ {
|
|
model = "NXP Layerscape LX2160AQDS Board (DTS 20.11.x)";
|
|
compatible = "fsl,lx2160aqds", "fsl,lx2160a";
|
|
|
|
};
|