2012-09-28 18:56:37 +09:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2012 Michal Simek <monstr@monstr.eu>
|
2018-01-17 15:37:47 +09:00
|
|
|
* (C) Copyright 2013 - 2018 Xilinx, Inc.
|
2012-09-28 18:56:37 +09:00
|
|
|
*
|
2013-10-07 20:07:26 +09:00
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
2012-09-28 18:56:37 +09:00
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
2018-02-22 01:04:28 +09:00
|
|
|
#include <dm/uclass.h>
|
2014-02-24 19:16:32 +09:00
|
|
|
#include <fdtdec.h>
|
2014-04-25 20:51:17 +09:00
|
|
|
#include <fpga.h>
|
|
|
|
#include <mmc.h>
|
2018-02-22 01:04:28 +09:00
|
|
|
#include <wdt.h>
|
2013-04-22 22:43:02 +09:00
|
|
|
#include <zynqpl.h>
|
2013-04-12 23:33:08 +09:00
|
|
|
#include <asm/arch/hardware.h>
|
|
|
|
#include <asm/arch/sys_proto.h>
|
2017-11-10 21:01:10 +09:00
|
|
|
#include <asm/arch/ps7_init_gpl.h>
|
2012-09-28 18:56:37 +09:00
|
|
|
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
|
2014-03-04 20:41:05 +09:00
|
|
|
#if (defined(CONFIG_FPGA) && !defined(CONFIG_SPL_BUILD)) || \
|
|
|
|
(defined(CONFIG_SPL_FPGA_SUPPORT) && defined(CONFIG_SPL_BUILD))
|
2014-04-25 20:51:17 +09:00
|
|
|
static xilinx_desc fpga;
|
2013-04-22 22:43:02 +09:00
|
|
|
|
|
|
|
/* It can be done differently */
|
2016-10-18 23:10:25 +09:00
|
|
|
static xilinx_desc fpga007s = XILINX_XC7Z007S_DESC(0x7);
|
2014-04-25 20:51:17 +09:00
|
|
|
static xilinx_desc fpga010 = XILINX_XC7Z010_DESC(0x10);
|
2016-10-18 23:10:25 +09:00
|
|
|
static xilinx_desc fpga012s = XILINX_XC7Z012S_DESC(0x12);
|
|
|
|
static xilinx_desc fpga014s = XILINX_XC7Z014S_DESC(0x14);
|
2014-04-25 20:51:17 +09:00
|
|
|
static xilinx_desc fpga015 = XILINX_XC7Z015_DESC(0x15);
|
|
|
|
static xilinx_desc fpga020 = XILINX_XC7Z020_DESC(0x20);
|
|
|
|
static xilinx_desc fpga030 = XILINX_XC7Z030_DESC(0x30);
|
2014-11-25 18:59:54 +09:00
|
|
|
static xilinx_desc fpga035 = XILINX_XC7Z035_DESC(0x35);
|
2014-04-25 20:51:17 +09:00
|
|
|
static xilinx_desc fpga045 = XILINX_XC7Z045_DESC(0x45);
|
|
|
|
static xilinx_desc fpga100 = XILINX_XC7Z100_DESC(0x100);
|
2013-04-22 22:43:02 +09:00
|
|
|
#endif
|
|
|
|
|
2018-02-22 01:04:28 +09:00
|
|
|
#if !defined(CONFIG_SPL_BUILD) && defined(CONFIG_WDT)
|
|
|
|
static struct udevice *watchdog_dev;
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#if !defined(CONFIG_SPL_BUILD) && defined(CONFIG_BOARD_EARLY_INIT_F)
|
|
|
|
int board_early_init_f(void)
|
|
|
|
{
|
|
|
|
# if defined(CONFIG_WDT)
|
|
|
|
/* bss is not cleared at time when watchdog_reset() is called */
|
|
|
|
watchdog_dev = NULL;
|
|
|
|
# endif
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2012-09-28 18:56:37 +09:00
|
|
|
int board_init(void)
|
|
|
|
{
|
2014-03-04 20:41:05 +09:00
|
|
|
#if (defined(CONFIG_FPGA) && !defined(CONFIG_SPL_BUILD)) || \
|
|
|
|
(defined(CONFIG_SPL_FPGA_SUPPORT) && defined(CONFIG_SPL_BUILD))
|
2013-04-22 22:43:02 +09:00
|
|
|
u32 idcode;
|
|
|
|
|
|
|
|
idcode = zynq_slcr_get_idcode();
|
|
|
|
|
|
|
|
switch (idcode) {
|
2016-10-18 23:10:25 +09:00
|
|
|
case XILINX_ZYNQ_7007S:
|
|
|
|
fpga = fpga007s;
|
|
|
|
break;
|
2013-04-22 22:43:02 +09:00
|
|
|
case XILINX_ZYNQ_7010:
|
|
|
|
fpga = fpga010;
|
|
|
|
break;
|
2016-10-18 23:10:25 +09:00
|
|
|
case XILINX_ZYNQ_7012S:
|
|
|
|
fpga = fpga012s;
|
|
|
|
break;
|
|
|
|
case XILINX_ZYNQ_7014S:
|
|
|
|
fpga = fpga014s;
|
|
|
|
break;
|
2013-09-26 23:39:03 +09:00
|
|
|
case XILINX_ZYNQ_7015:
|
|
|
|
fpga = fpga015;
|
|
|
|
break;
|
2013-04-22 22:43:02 +09:00
|
|
|
case XILINX_ZYNQ_7020:
|
|
|
|
fpga = fpga020;
|
|
|
|
break;
|
|
|
|
case XILINX_ZYNQ_7030:
|
|
|
|
fpga = fpga030;
|
|
|
|
break;
|
2014-11-25 18:59:54 +09:00
|
|
|
case XILINX_ZYNQ_7035:
|
|
|
|
fpga = fpga035;
|
|
|
|
break;
|
2013-04-22 22:43:02 +09:00
|
|
|
case XILINX_ZYNQ_7045:
|
|
|
|
fpga = fpga045;
|
|
|
|
break;
|
2013-06-17 20:54:07 +09:00
|
|
|
case XILINX_ZYNQ_7100:
|
|
|
|
fpga = fpga100;
|
|
|
|
break;
|
2013-04-22 22:43:02 +09:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2018-02-22 01:04:28 +09:00
|
|
|
#if !defined(CONFIG_SPL_BUILD) && defined(CONFIG_WDT)
|
|
|
|
if (uclass_get_device(UCLASS_WDT, 0, &watchdog_dev)) {
|
|
|
|
puts("Watchdog: Not found!\n");
|
|
|
|
} else {
|
|
|
|
wdt_start(watchdog_dev, 0, 0);
|
|
|
|
puts("Watchdog: Started\n");
|
|
|
|
}
|
|
|
|
# endif
|
|
|
|
|
2014-03-04 20:41:05 +09:00
|
|
|
#if (defined(CONFIG_FPGA) && !defined(CONFIG_SPL_BUILD)) || \
|
|
|
|
(defined(CONFIG_SPL_FPGA_SUPPORT) && defined(CONFIG_SPL_BUILD))
|
2013-04-22 22:43:02 +09:00
|
|
|
fpga_init();
|
|
|
|
fpga_add(fpga_xilinx, &fpga);
|
|
|
|
#endif
|
|
|
|
|
2012-09-28 18:56:37 +09:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2014-01-09 05:18:21 +09:00
|
|
|
int board_late_init(void)
|
|
|
|
{
|
|
|
|
switch ((zynq_slcr_get_boot_mode()) & ZYNQ_BM_MASK) {
|
2016-12-16 21:16:14 +09:00
|
|
|
case ZYNQ_BM_QSPI:
|
2017-08-04 03:22:09 +09:00
|
|
|
env_set("modeboot", "qspiboot");
|
2016-12-16 21:16:14 +09:00
|
|
|
break;
|
|
|
|
case ZYNQ_BM_NAND:
|
2017-08-04 03:22:09 +09:00
|
|
|
env_set("modeboot", "nandboot");
|
2016-12-16 21:16:14 +09:00
|
|
|
break;
|
2014-01-09 05:18:21 +09:00
|
|
|
case ZYNQ_BM_NOR:
|
2017-08-04 03:22:09 +09:00
|
|
|
env_set("modeboot", "norboot");
|
2014-01-09 05:18:21 +09:00
|
|
|
break;
|
|
|
|
case ZYNQ_BM_SD:
|
2017-08-04 03:22:09 +09:00
|
|
|
env_set("modeboot", "sdboot");
|
2014-01-09 05:18:21 +09:00
|
|
|
break;
|
|
|
|
case ZYNQ_BM_JTAG:
|
2017-08-04 03:22:09 +09:00
|
|
|
env_set("modeboot", "jtagboot");
|
2014-01-09 05:18:21 +09:00
|
|
|
break;
|
|
|
|
default:
|
2017-08-04 03:22:09 +09:00
|
|
|
env_set("modeboot", "");
|
2014-01-09 05:18:21 +09:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
2012-09-28 18:56:37 +09:00
|
|
|
|
2014-08-28 20:31:02 +09:00
|
|
|
#ifdef CONFIG_DISPLAY_BOARDINFO
|
|
|
|
int checkboard(void)
|
|
|
|
{
|
2017-11-10 21:01:10 +09:00
|
|
|
u32 version = zynq_get_silicon_version();
|
|
|
|
|
|
|
|
version <<= 1;
|
|
|
|
if (version > (PCW_SILICON_VERSION_3 << 1))
|
|
|
|
version += 1;
|
|
|
|
|
2016-01-25 19:04:21 +09:00
|
|
|
puts("Board: Xilinx Zynq\n");
|
2017-11-10 21:01:10 +09:00
|
|
|
printf("Silicon: v%d.%d\n", version >> 1, version & 1);
|
|
|
|
|
2014-08-28 20:31:02 +09:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2016-01-27 02:57:03 +09:00
|
|
|
int zynq_board_read_rom_ethaddr(unsigned char *ethaddr)
|
|
|
|
{
|
|
|
|
#if defined(CONFIG_ZYNQ_GEM_EEPROM_ADDR) && \
|
|
|
|
defined(CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET)
|
|
|
|
if (eeprom_read(CONFIG_ZYNQ_GEM_EEPROM_ADDR,
|
|
|
|
CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET,
|
|
|
|
ethaddr, 6))
|
|
|
|
printf("I2C EEPROM MAC address read failed\n");
|
|
|
|
#endif
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2016-04-01 22:56:33 +09:00
|
|
|
#if !defined(CONFIG_SYS_SDRAM_BASE) && !defined(CONFIG_SYS_SDRAM_SIZE)
|
2017-03-31 23:40:32 +09:00
|
|
|
int dram_init_banksize(void)
|
2016-12-09 21:56:54 +09:00
|
|
|
{
|
2017-11-03 23:25:51 +09:00
|
|
|
return fdtdec_setup_memory_banksize();
|
2016-12-09 21:56:54 +09:00
|
|
|
}
|
2016-12-07 00:31:53 +09:00
|
|
|
|
2016-12-09 21:56:54 +09:00
|
|
|
int dram_init(void)
|
|
|
|
{
|
2016-12-18 23:03:34 +09:00
|
|
|
if (fdtdec_setup_memory_size() != 0)
|
|
|
|
return -EINVAL;
|
2016-12-04 18:33:22 +09:00
|
|
|
|
2016-12-09 21:56:54 +09:00
|
|
|
zynq_ddrc_init();
|
2016-12-04 18:33:22 +09:00
|
|
|
|
2016-12-09 21:56:54 +09:00
|
|
|
return 0;
|
2016-04-01 22:56:33 +09:00
|
|
|
}
|
|
|
|
#else
|
|
|
|
int dram_init(void)
|
|
|
|
{
|
2018-04-11 23:12:28 +09:00
|
|
|
gd->ram_size = get_ram_size((void *)CONFIG_SYS_SDRAM_BASE,
|
|
|
|
CONFIG_SYS_SDRAM_SIZE);
|
2016-04-01 22:56:33 +09:00
|
|
|
|
2013-06-17 21:37:01 +09:00
|
|
|
zynq_ddrc_init();
|
|
|
|
|
2012-09-28 18:56:37 +09:00
|
|
|
return 0;
|
|
|
|
}
|
2016-04-01 22:56:33 +09:00
|
|
|
#endif
|
2018-02-22 01:04:28 +09:00
|
|
|
|
|
|
|
#if defined(CONFIG_WATCHDOG)
|
|
|
|
/* Called by macro WATCHDOG_RESET */
|
|
|
|
void watchdog_reset(void)
|
|
|
|
{
|
|
|
|
# if !defined(CONFIG_SPL_BUILD)
|
|
|
|
static ulong next_reset;
|
|
|
|
ulong now;
|
|
|
|
|
|
|
|
if (!watchdog_dev)
|
|
|
|
return;
|
|
|
|
|
|
|
|
now = timer_get_us();
|
|
|
|
|
|
|
|
/* Do not reset the watchdog too often */
|
|
|
|
if (now > next_reset) {
|
|
|
|
wdt_reset(watchdog_dev);
|
|
|
|
next_reset = now + 1000;
|
|
|
|
}
|
|
|
|
# endif
|
|
|
|
}
|
|
|
|
#endif
|