mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-30 06:43:45 +09:00
0963060c99
Port for the PHYTEC phyBOARD-i.MX6UL-Segin single board computer. Based on the PHYTEC phyCORE-i.MX6UL SOM (PCL063). CPU: Freescale i.MX6UL rev1.2 528 MHz (running at 396 MHz) CPU: Industrial temperature grade (-40C to 105C) at 44C Reset cause: POR Board: PHYTEC phyCORE-i.MX6UL I2C: ready DRAM: 256 MiB NAND: 512 MiB MMC: FSL_SDHC: 0 In: serial Out: serial Err: serial Net: FEC0 Working: - Eth0 - i2C - MMC/SD - NAND - UART (1 & 5) - USB (host & otg) Signed-off-by: Martyn Welch <martyn.welch@collabora.com>
9 lines
236 B
Plaintext
9 lines
236 B
Plaintext
PCL063 BOARD
|
|
M: Martyn Welch <martyn.welch@collabora.com>
|
|
S: Maintained
|
|
F: arch/arm/dts/imx6ul-pcl063.dtsi
|
|
F: arch/arm/dts/imx6ul-phycore-segin.dts
|
|
F: board/phytec/pcl063/
|
|
F: configs/phycore_pcl063_defconfig
|
|
F: include/configs/pcl063.h
|