brain-hackers_pepepper-mirror/u-boot-brain
1
0
Fork 0
mirror of https://github.com/brain-hackers/u-boot-brain synced 2024-07-28 05:43:57 +09:00
Code Issues Projects Releases Wiki Activity
feda3b44a9
u-boot-brain/arch/mips/mach-mscc/include
History
Horatiu Vultur 72e224b864 mips: mscc: serval: Fix reset 
In case the ddr training was failing, it couldn't reset, it was just
hanging. Therefore reimplement it, so when ddr training is failing
it would call _machine_restart, which power downs the DDR and does
a force reset.

Signed-off-by: Horatiu Vultur <horatiu.vultur@microchip.com>
2019-05-03 16:42:23 +02:00
..
mach mips: mscc: serval: Fix reset 2019-05-03 16:42:23 +02:00
ioremap.h MSCC: add support for Ocelot SoCs 2018-12-19 15:23:01 +01:00