mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-23 19:39:44 +09:00
c6d4705f41
Quark SoC does not support MSR MTRRs. Fixed and variable range MTRRs are accessed indirectly via the message port and not the traditional MSR mechanism. Only UC, WT and WB cache types are supported. We configure all the fixed range MTRRs with common values (VGA RAM as UC, others as WB) and 3 variable range MTRRs for ROM/eSRAM/RAM as WB, which significantly improves the boot time performance. With this commit, it takes only 2 seconds for U-Boot to boot to shell on Intel Galileo board. Previously it took about 6 seconds. Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Acked-by: Simon Glass <sjg@chromium.org> Tested-by: Simon Glass <sjg@chromium.org> |
||
|---|---|---|
| .. | ||
| car.S | ||
| dram.c | ||
| hte.c | ||
| hte.h | ||
| Kconfig | ||
| Makefile | ||
| mrc_util.c | ||
| mrc_util.h | ||
| mrc.c | ||
| msg_port.c | ||
| quark.c | ||
| smc.c | ||
| smc.h | ||