mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-21 01:18:52 +09:00
![]() This function was intended for MN2WS0235 (what we call PH1-Pro4TV). On that SoC, MPLL is already running on the power-on reset and it makes sense to stop the PLL at early boot-up. On the other hand, PH1-Pro4(R) does not have SC_MPLLOSCCTL register, so this function has no point. Signed-off-by: Masahiro Yamada <yamada.m@jp.panasonic.com> |
||
---|---|---|
.. | ||
boot-mode.c | ||
clkrst_init.c | ||
ddrphy_init.c | ||
early_clkrst_init.c | ||
lowlevel_debug.S | ||
Makefile | ||
pinctrl.c | ||
platdevice.c | ||
pll_init.c | ||
pll_spectrum.c | ||
sbc_init_3cs.c | ||
sbc_init.c | ||
sg_init.c | ||
umc_init.c |