Siarhei Siamashka e626d2d446 sunxi: dram: Respect the DDR3 reset timing requirements ... The RESET pin needs to be kept low for at least 200 us according to the DDR3 spec. So just do it the right way. This issue did not cause any visible major problems earlier, because the DRAM RESET pin is usually already low after the board reset. And the time gap before reaching the sunxi u-boot DRAM initialization code appeared to be sufficient. Signed-off-by: Siarhei Siamashka <siarhei.siamashka@gmail.com> Acked-by: Ian Campbell <ijc@hellion.org.uk> Signed-off-by: Hans de Goede <hdegoede@redhat.com>		2014-08-12 08:42:32 +02:00
..
cpu	sunxi: dram: Respect the DDR3 reset timing requirements	2014-08-12 08:42:32 +02:00
dts	Merge remote-tracking branch 'u-boot-samsung/master'	2014-07-01 20:52:51 +02:00
imx-common	Merge branch 'u-boot-imx/master' into 'u-boot-arm/master'	2014-06-30 23:00:34 +02:00
include/asm	Merge branch 'u-boot-sunxi/master' into 'u-boot-arm/master'	2014-08-09 16:48:34 +02:00
lib	arm: Support pre-relocation malloc()	2014-08-04 05:24:35 -06:00
config.mk	kconfig: delete redundant CONFIG_${ARCH} definition	2014-07-30 14:42:02 -04:00
Kconfig	kconfig: add board Kconfig and defconfig files	2014-07-30 08:48:01 -04:00