mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-12 06:06:15 +09:00
![]() Updated the spi_flash framework to handle all sizes of flashes using bank/extd addr reg facility The current implementation in spi_flash supports 3-byte address mode due to this up to 16Mbytes amount of flash is able to access for those flashes which has an actual size of > 16MB. As most of the flashes introduces a bank/extd address registers for accessing the flashes in 16Mbytes of banks if the flash size is > 16Mbytes, this new scheme will add the bank selection feature for performing write/erase operations on all flashes. Signed-off-by: Jagannadha Sutradharudu Teki <jaganna@xilinx.com> Reviewed-by: Simon Glass <sjg@chromium.org> |
||
---|---|---|
.. | ||
atmel.c | ||
eeprom_m95xxx.c | ||
eon.c | ||
macronix.c | ||
Makefile | ||
ramtron.c | ||
spansion.c | ||
spi_flash_internal.h | ||
spi_flash.c | ||
spi_spl_load.c | ||
sst.c | ||
stmicro.c | ||
winbond.c |