mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-12 14:16:17 +09:00
8850c5d57c
In order to be able to migrate the various SoC EHCI CONFIG options we first need to finish the switch from CONFIG_USB_EHCI to CONFIG_USB_EHCI_HCD. Cc: Marek Vasut <marex@denx.de> Signed-off-by: Tom Rini <trini@konsulko.com> Reviewed-by: Marek Vasut <marex@denx.de>
58 lines
1.3 KiB
C
58 lines
1.3 KiB
C
/*
|
|
* Copyright (C) 2011-2015 Panasonic Corporation
|
|
* Copyright (C) 2015-2016 Socionext Inc.
|
|
* Author: Masahiro Yamada <yamada.masahiro@socionext.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <linux/io.h>
|
|
|
|
#include "../init.h"
|
|
#include "../sc-regs.h"
|
|
|
|
void uniphier_pro4_clk_init(void)
|
|
{
|
|
u32 tmp;
|
|
|
|
/* deassert reset */
|
|
tmp = readl(SC_RSTCTRL);
|
|
#ifdef CONFIG_USB_XHCI_UNIPHIER
|
|
tmp |= SC_RSTCTRL_NRST_USB3B0 | SC_RSTCTRL_NRST_USB3C0 |
|
|
SC_RSTCTRL_NRST_GIO;
|
|
#endif
|
|
#ifdef CONFIG_UNIPHIER_ETH
|
|
tmp |= SC_RSTCTRL_NRST_ETHER;
|
|
#endif
|
|
#ifdef CONFIG_NAND_DENALI
|
|
tmp |= SC_RSTCTRL_NRST_NAND;
|
|
#endif
|
|
writel(tmp, SC_RSTCTRL);
|
|
readl(SC_RSTCTRL); /* dummy read */
|
|
|
|
#ifdef CONFIG_USB_XHCI_UNIPHIER
|
|
tmp = readl(SC_RSTCTRL2);
|
|
tmp |= SC_RSTCTRL2_NRST_USB3B1 | SC_RSTCTRL2_NRST_USB3C1;
|
|
writel(tmp, SC_RSTCTRL2);
|
|
readl(SC_RSTCTRL2); /* dummy read */
|
|
#endif
|
|
|
|
/* provide clocks */
|
|
tmp = readl(SC_CLKCTRL);
|
|
#ifdef CONFIG_USB_XHCI_UNIPHIER
|
|
tmp |= SC_CLKCTRL_CEN_USB31 | SC_CLKCTRL_CEN_USB30 |
|
|
SC_CLKCTRL_CEN_GIO;
|
|
#endif
|
|
#ifdef CONFIG_UNIPHIER_ETH
|
|
tmp |= SC_CLKCTRL_CEN_ETHER;
|
|
#endif
|
|
#ifdef CONFIG_USB_EHCI_HCD
|
|
tmp |= SC_CLKCTRL_CEN_MIO | SC_CLKCTRL_CEN_STDMAC;
|
|
#endif
|
|
#ifdef CONFIG_NAND_DENALI
|
|
tmp |= SC_CLKCTRL_CEN_NAND;
|
|
#endif
|
|
writel(tmp, SC_CLKCTRL);
|
|
readl(SC_CLKCTRL); /* dummy read */
|
|
}
|