mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-22 10:59:43 +09:00
![]() Fix some bugs: 1. Correctly set intlv_ctl in cs_config. 2. Correctly set sa, ea in cs_bnds when bank interleaving mode is enabled. 3. Set base_address and total memory for each ddr controller in memory controller interleaving mode. Signed-off-by: Haiying Wang <Haiying.Wang@freescale.com> |
||
---|---|---|
.. | ||
common_timing_params.h | ||
ctrl_regs.c | ||
ddr1_2_dimm_params.h | ||
ddr1_dimm_params.c | ||
ddr2_dimm_params.c | ||
ddr.h | ||
lc_common_dimm_params.c | ||
main.c | ||
Makefile | ||
options.c | ||
util.c |