mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-10-06 19:40:42 +09:00
f556d75aed
Add support for setting 400MHz ddr clock. Signed-off-by: Jagan Teki <jagan@amarulasolutions.com> Signed-off-by: YouMin Chen <cym@rock-chips.com> Reviewed-by: Kever Yang <Kever.yang@rock-chips.com> |
||
---|---|---|
.. | ||
altera | ||
aspeed | ||
at91 | ||
exynos | ||
imx | ||
mediatek | ||
meson | ||
mvebu | ||
owl | ||
renesas | ||
rockchip | ||
sifive | ||
sunxi | ||
tegra | ||
uniphier | ||
clk_bcm6345.c | ||
clk_boston.c | ||
clk_fixed_factor.c | ||
clk_fixed_rate.c | ||
clk_pic32.c | ||
clk_sandbox_test.c | ||
clk_sandbox.c | ||
clk_stm32f.c | ||
clk_stm32h7.c | ||
clk_stm32mp1.c | ||
clk_vexpress_osc.c | ||
clk_zynq.c | ||
clk_zynqmp.c | ||
clk-hsdk-cgu.c | ||
clk-ti-sci.c | ||
clk-uclass.c | ||
ics8n3qv01.c | ||
Kconfig | ||
Makefile | ||
mpc83xx_clk.c | ||
mpc83xx_clk.h |