mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
1050eaa082
This patch adds .dtsi file(sync with Linux 5.5-rc6 with hash "b3a987b0264d") and required binding for S700 SoC that is a 64-bit Quad-core ARM Cortex-A53 cores. It also provisions dts file to be built based on selected platform(CONFIG_MACH_S900/S700). Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Reviewed-by: Andre Przywara <andre.przywara@arm.com> Signed-off-by: Amit Singh Tomar <amittomer25@gmail.com>
35 lines
874 B
C
35 lines
874 B
C
// SPDX-License-Identifier: (GPL-2.0-or-later OR MIT)
|
|
//
|
|
// Device Tree binding constants for Actions Semi S700 Reset Management Unit
|
|
//
|
|
// Copyright (c) 2018 Linaro Ltd.
|
|
|
|
#ifndef __DT_BINDINGS_ACTIONS_S700_RESET_H
|
|
#define __DT_BINDINGS_ACTIONS_S700_RESET_H
|
|
|
|
#define RESET_AUDIO 0
|
|
#define RESET_CSI 1
|
|
#define RESET_DE 2
|
|
#define RESET_DSI 3
|
|
#define RESET_GPIO 4
|
|
#define RESET_I2C0 5
|
|
#define RESET_I2C1 6
|
|
#define RESET_I2C2 7
|
|
#define RESET_I2C3 8
|
|
#define RESET_KEY 9
|
|
#define RESET_LCD0 10
|
|
#define RESET_SI 11
|
|
#define RESET_SPI0 12
|
|
#define RESET_SPI1 13
|
|
#define RESET_SPI2 14
|
|
#define RESET_SPI3 15
|
|
#define RESET_UART0 16
|
|
#define RESET_UART1 17
|
|
#define RESET_UART2 18
|
|
#define RESET_UART3 19
|
|
#define RESET_UART4 20
|
|
#define RESET_UART5 21
|
|
#define RESET_UART6 22
|
|
|
|
#endif /* __DT_BINDINGS_ACTIONS_S700_RESET_H */
|