u-boot-brain/arch/riscv/cpu
Pragnesh Patel f517e5fe98 riscv: sifive/fu540: kconfig: Enable support for Opencores I2C controller
Enable support for SiFive FU540 Opencores I2C master controller.

Signed-off-by: Pragnesh Patel <pragnesh.patel@sifive.com>
Reviewed-by: Rick Chen <rick@andestech.com>
2020-11-28 08:30:41 +01:00
..
ax25 timer: Add _TIMER suffix to Andes PLMT Kconfig 2020-10-26 10:01:28 +08:00
fu540 riscv: sifive/fu540: kconfig: Enable support for Opencores I2C controller 2020-11-28 08:30:41 +01:00
generic riscv: Rework riscv timer driver to only support S-mode 2020-09-30 08:54:45 +08:00
cpu.c riscv: Clear pending IPIs on initialization 2020-09-30 08:54:52 +08:00
Makefile riscv: Move trap handler codes to mtrap.S 2018-12-18 09:56:27 +08:00
mtrap.S riscv: Add option to print registers on exception 2020-02-10 14:51:08 +08:00
start.S riscv: Add some comments to start.S 2020-09-30 08:54:52 +08:00
u-boot-spl.lds riscv: Add _image_binary_end for SPL 2020-06-04 09:44:08 +08:00
u-boot.lds riscv: Fix breakage caused by linker relaxation 2020-02-10 14:50:53 +08:00