mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-12 14:16:17 +09:00
cbd2fba1ec
This adds a general board file based on MT7629 SoCs from MediaTek. Apart from the generic parts (cpu) we add some low level init codes and initialize the early clocks. Signed-off-by: Ryder Lee <ryder.lee@mediatek.com> Signed-off-by: Weijie Gao <weijie.gao@mediatek.com> Reviewed-by: Simon Glass <sjg@chromium.org>
58 lines
1.5 KiB
C
58 lines
1.5 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Configuration for MediaTek MT7629 SoC
|
|
*
|
|
* Copyright (C) 2018 MediaTek Inc.
|
|
* Author: Ryder Lee <ryder.lee@mediatek.com>
|
|
*/
|
|
|
|
#ifndef __MT7629_H
|
|
#define __MT7629_H
|
|
|
|
#include <linux/sizes.h>
|
|
|
|
/* Miscellaneous configurable options */
|
|
#define CONFIG_SETUP_MEMORY_TAGS
|
|
#define CONFIG_INITRD_TAG
|
|
#define CONFIG_CMDLINE_TAG
|
|
|
|
#define CONFIG_SYS_MAXARGS 8
|
|
#define CONFIG_SYS_BOOTM_LEN SZ_64M
|
|
#define CONFIG_SYS_CBSIZE SZ_1K
|
|
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
|
|
sizeof(CONFIG_SYS_PROMPT) + 16)
|
|
|
|
/* Size of malloc() pool */
|
|
#define CONFIG_SYS_MALLOC_LEN SZ_4M
|
|
|
|
/* Environment */
|
|
#define CONFIG_ENV_SIZE SZ_4K
|
|
/* Allow to overwrite serial and ethaddr */
|
|
#define CONFIG_ENV_OVERWRITE
|
|
|
|
/* Defines for SPL */
|
|
#define CONFIG_SPL_STACK 0x106000
|
|
#define CONFIG_SPL_TEXT_BASE 0x201000
|
|
#define CONFIG_SPL_MAX_SIZE SZ_64K
|
|
#define CONFIG_SPL_MAX_FOOTPRINT SZ_64K
|
|
#define CONFIG_SPL_PAD_TO 0x10000
|
|
|
|
#define CONFIG_SPI_ADDR 0x30000000
|
|
#define CONFIG_SYS_SPI_U_BOOT_OFFS CONFIG_SPL_PAD_TO
|
|
#define CONFIG_SYS_UBOOT_BASE (CONFIG_SPI_ADDR + CONFIG_SPL_PAD_TO)
|
|
|
|
/* SPL -> Uboot */
|
|
#define CONFIG_SYS_UBOOT_START CONFIG_SYS_TEXT_BASE
|
|
#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_TEXT_BASE + SZ_2M - \
|
|
GENERATED_GBL_DATA_SIZE)
|
|
|
|
/* UBoot -> Kernel */
|
|
#define CONFIG_SYS_SPL_ARGS_ADDR 0x40000000
|
|
#define CONFIG_LOADADDR 0x42007f1c
|
|
#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
|
|
|
|
/* DRAM */
|
|
#define CONFIG_SYS_SDRAM_BASE 0x40000000
|
|
|
|
#endif
|