mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-11 05:36:17 +09:00
8281c58fd4
Freescale LayerScape with Chassis Generation 2 is a set of SoCs with ARMv8 cores and 2rd generation of Chassis. Signed-off-by: Li Yang <leoli@freescale.com> Signed-off-by: Hou Zhiqiang <B48286@freescale.com> Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com> Signed-off-by: Gong Qianyu <Qianyu.Gong@freescale.com> Reviewed-by: York Sun <yorksun@freescale.com>
11 lines
233 B
Plaintext
11 lines
233 B
Plaintext
#
|
|
# Copyright 2015 Freescale Semiconductor
|
|
#
|
|
# SPDX-License-Identifier: GPL-2.0+
|
|
#
|
|
|
|
Freescale LayerScape with Chassis Generation 2
|
|
|
|
This architecture supports Freescale ARMv8 SoCs with Chassis generation 2,
|
|
for example LS1043A.
|