mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-10-05 19:10:53 +09:00
13 lines
503 B
C
13 lines
503 B
C
/*
|
|
* Configuration Registers for the MT48LC8M32B2 SDRAM on the MPC5200 platform
|
|
*/
|
|
|
|
#define SDRAM_DDR 0 /* is SDR */
|
|
|
|
/* Settings for XLB = 132 MHz */
|
|
|
|
#define SDRAM_MODE 0x008d0000 // CL-3 BURST-8 -> Mode Register—MBAR + 0x0100
|
|
#define SDRAM_CONTROL 0x504f0000 // Control Register—MBAR + 0x0104
|
|
#define SDRAM_CONFIG1 0xc2222900 // Delays between commands -> Configuration Register 1—MBAR + 0x0108
|
|
#define SDRAM_CONFIG2 0x88c70000 // Delays between commands -> Configuration Register 2—MBAR + 0x010C
|