brain-hackers_pepepper-mirror/u-boot-brain
1
0
Fork 0
mirror of https://github.com/brain-hackers/u-boot-brain synced 2024-09-15 01:03:24 +09:00
Code Issues Projects Releases Wiki Activity
b87e6f88e9
u-boot-brain/arch/arm/include/asm/arch-fsl-lsch3
History
York Sun b87e6f88e9 armv8/fsl-lsch3: Add support for second DDR clock 
FSL-LSCH3 platforms can have multiple DDR clocks. LS2085A has one clock for
general DDR controlers, and another clock for DP-DDR. DDR driver needs to
change to support multiple clocks.

Signed-off-by: York Sun <yorksun@freescale.com>
2015-02-24 13:09:14 -08:00
..
clock.h ARMv8/FSL_LSCH3: Add FSL_LSCH3 SoC 2014-07-03 08:40:51 +02:00
config.h driver/ddr/fsl: Add workaround for A008336 2015-02-24 13:09:06 -08:00
gpio.h ARMv8/FSL_LSCH3: Add FSL_LSCH3 SoC 2014-07-03 08:40:51 +02:00
immap_lsch3.h armv8/fsl-lsch3: Add support for second DDR clock 2015-02-24 13:09:14 -08:00
imx-regs.h ARMv8/FSL_LSCH3: Add FSL_LSCH3 SoC 2014-07-03 08:40:51 +02:00