mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-22 18:09:03 +09:00
![]() Add board code and DTs for Renesas RZ/A1 SoC-based GR-Peach, which is a cheap development platform with RZ/A1H SoC. The DTs are imported from Linux 5.0.11, commit d5a2675b207d . Currently supported are UART, ethernet and RPC SPI. The board can be booted from RPC SPI by writing the u-boot.bin binary to the beginning of the SPI NOR, e.g. using the "sf" command. The board can also be booted via JTAG by setting text base to 0x20020000, loading u-boot.bin there via JTAG and executing it from that address. Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Cc: Chris Brandt <chris.brandt@renesas.com> Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org> |
||
---|---|---|
.. | ||
include/mach | ||
board.c | ||
cpu_info-r8a7740.c | ||
cpu_info-rcar.c | ||
cpu_info-sh73a0.c | ||
cpu_info.c | ||
emac.c | ||
Kconfig | ||
Kconfig.32 | ||
Kconfig.64 | ||
Kconfig.rza1 | ||
lowlevel_init_ca15.S | ||
lowlevel_init_gen3.S | ||
lowlevel_init.S | ||
Makefile | ||
memmap-gen3.c | ||
pfc-r8a7740.c | ||
pfc-r8a7790.h | ||
pfc-sh73a0.c | ||
timer.c |