mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-27 13:23:44 +09:00
5ccd29c367
This change has 3 goals: - Have secondary cores be released into spin loops at their 'true' address in SDRAM. Previously, secondary cores were put into spin loops in the 0xfffffxxx address range which required that boot page translation was always enabled while cores were in their spin loops. - Allow the TLB window that the primary core uses to access the secondary cores boot page to be placed at any address. Previously, a TLB window at 0xfffff000 was always used to access the seconary cores' boot page. This TLB address requirement overlapped with other peripherals on some boards (eg XPedite5370). By default, the boot page TLB will still use the 0xfffffxxx address range, but this can be overridden on a board-by-board basis by defining a custom CONFIG_BPTR_VIRT_ADDR. Note that the TLB used to map the boot page remains in use while U-Boot executes. Previously it was only temporarily used, then restored to its initial value. - Allow Boot Page Translation to be disabled on bootup. Previously, Boot Page Translation was always left enabled after secondary cores were brought out of reset. This caused the 0xfffffxxx address range to somewhat "magically" be translated to an address in SDRAM. Some boards may not want this oddity in their memory map, so defining CONFIG_MPC8xxx_DISABLE_BPTR will turn off Boot Page Translation after the secondary cores are initialized. These changes are only applicable to 85xx boards with CONFIG_MP defined. Signed-off-by: Peter Tyser <ptyser@xes-inc.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org> |
||
|---|---|---|
| .. | ||
| 4xx_pci.h | ||
| 4xx_pcie.h | ||
| 5xx_immap.h | ||
| 8xx_immap.h | ||
| atomic.h | ||
| bitops.h | ||
| byteorder.h | ||
| cache.h | ||
| config.h | ||
| cpm_85xx.h | ||
| cpm_8260.h | ||
| e300.h | ||
| errno.h | ||
| fsl_ddr_dimm_params.h | ||
| fsl_ddr_sdram.h | ||
| fsl_dma.h | ||
| fsl_i2c.h | ||
| fsl_law.h | ||
| fsl_lbc.h | ||
| fsl_pci.h | ||
| fsl_serdes.h | ||
| global_data.h | ||
| gpio.h | ||
| immap_83xx.h | ||
| immap_85xx.h | ||
| immap_86xx.h | ||
| immap_512x.h | ||
| immap_8220.h | ||
| immap_8260.h | ||
| immap_qe.h | ||
| interrupt.h | ||
| io.h | ||
| iopin_8xx.h | ||
| iopin_85xx.h | ||
| iopin_8260.h | ||
| m8260_pci.h | ||
| mc146818rtc.h | ||
| mmu.h | ||
| mp.h | ||
| mpc8xxx_spi.h | ||
| mpc512x.h | ||
| mpc8349_pci.h | ||
| pci_io.h | ||
| pnp.h | ||
| posix_types.h | ||
| ppc4xx_config.h | ||
| ppc4xx-ebc.h | ||
| ppc4xx-isram.h | ||
| ppc4xx-sdram.h | ||
| ppc4xx-uic.h | ||
| processor.h | ||
| ptrace.h | ||
| residual.h | ||
| sigcontext.h | ||
| signal.h | ||
| status_led.h | ||
| string.h | ||
| types.h | ||
| u-boot.h | ||
| unaligned.h | ||
| xilinx_irq.h | ||