Hugh Cole-Baker acc57ecf05 rockchip: rk3399-roc-pc: default to SPI bus 1 for SPI-flash ... SPI flash on this board is located on bus 1, default to using bus 1 for SPI flash on both rk3399-roc-pc and -mezzanine, and stop aliasing it to bus 0. Signed-off-by: Hugh Cole-Baker <sigmaris@gmail.com> Suggested-by: Simon Glass <sjg@chromium.org> Fixes: c4cea2bb ("rockchip: Enable building a SPI ROM image on bob") Reviewed-by: Kever Yang<kever.yang@rock-chips.com>		2021-01-21 11:53:25 +08:00
..
arc	Driver model: make some udevice fields private	2021-01-05 22:34:43 -05:00
arm	rockchip: rk3399-roc-pc: default to SPI bus 1 for SPI-flash	2021-01-21 11:53:25 +08:00
m68k	common: board_r: Drop arch-specific ifdefs around initr_trap	2021-01-15 14:36:12 -05:00
microblaze	microblaze: Enable GCC garbage collector for full U-Boot	2020-11-20 10:42:53 +01:00
mips	common: board_r: Drop arch-specific ifdefs around initr_trap	2021-01-15 14:36:12 -05:00
nds32	arc: m68k: nds32: nios2: sh: xtensa: Add empty spl.h header	2021-01-05 12:24:40 -07:00
nios2	arc: m68k: nds32: nios2: sh: xtensa: Add empty spl.h header	2021-01-05 12:24:40 -07:00
powerpc	common: board_r: Drop arch-specific ifdefs around initr_trap	2021-01-15 14:36:12 -05:00
riscv	riscv: dts: Add device tree for Microchip Icicle Kit	2021-01-18 11:06:38 +08:00
sandbox	test: add test for dropped trace before log_init	2021-01-15 14:36:11 -05:00
sh	arc: m68k: nds32: nios2: sh: xtensa: Add empty spl.h header	2021-01-05 12:24:40 -07:00
x86	Driver model: make some udevice fields private	2021-01-05 22:34:43 -05:00
xtensa	arc: m68k: nds32: nios2: sh: xtensa: Add empty spl.h header	2021-01-05 12:24:40 -07:00
.gitignore
Kconfig	linker_lists: Fix alignment issue	2020-12-18 20:32:21 -07:00
u-boot-elf.lds	arch: Add explicit linker script for u-boot-elf	2020-04-03 11:52:55 -04:00