mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-27 12:28:52 +09:00
![]() Add support of 2 stage NAND/SD boot loader using SPL framework. PBL initialise the internal SRAM and copy SPL, this further initialise DDR using SPD and environment and copy u-boot from NAND/SD to DDR, finally SPL transfer control to u-boot. NOR uses CS1 instead of CS2 when NAND boot, fix it. Signed-off-by: Shaohui Xie <Shaohui.Xie@freescale.com> Reviewed-by: York Sun <yorksun@freescale.com> |
||
---|---|---|
.. | ||
ddr.c | ||
ddr.h | ||
eth.c | ||
law.c | ||
Makefile | ||
pci.c | ||
spl.c | ||
t4_pbi.cfg | ||
t4_rcw.cfg | ||
t4qds.h | ||
t4240emu.c | ||
t4240qds_qixis.h | ||
t4240qds.c | ||
tlb.c |