mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-27 21:33:44 +09:00
a6d7e8c914
At present there is only one Kconfig option CONFIG_SIFIVE_CLINT to
control the enabling of SiFive CLINT support in both SPL (M-mode)
and U-Boot proper (S-mode). So for a typical SPL config that the
SiFive CLINT driver is enabled in both SPL and U-Boot proper, that
means the S-mode U-Boot tries to access the memory-mapped CLINT
registers directly, instead of the normal 'rdtime' instruction.
This was not a problem before, as the hardware does not forbid the
access from S-mode. However this becomes an issue now with OpenSBI
commit 8b569803475e ("lib: utils/sys: Add CLINT memregion in the root domain")
that the SiFive CLINT register space is protected by PMP for M-mode
access only. U-Boot proper does not boot any more with the latest
OpenSBI, that access exceptions are fired forever from U-Boot when
trying to read the timer value via the SiFive CLINT driver in U-Boot.
To solve this, we need to split current SiFive CLINT support between
SPL and U-Boot proper, using 2 separate Kconfig options.
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
Reviewed-by: Sean Anderson <seanga2@gmail.com>
|
||
|---|---|---|
| .. | ||
| andes_plic.c | ||
| asm-offsets.c | ||
| boot.c | ||
| bootm.c | ||
| cache.c | ||
| crt0_riscv_efi.S | ||
| elf_riscv32_efi.lds | ||
| elf_riscv64_efi.lds | ||
| fdt_fixup.c | ||
| image.c | ||
| interrupts.c | ||
| Makefile | ||
| memcpy.S | ||
| memmove.S | ||
| memset.S | ||
| mkimage_fit_opensbi.sh | ||
| reloc_riscv_efi.c | ||
| reset.c | ||
| sbi_ipi.c | ||
| sbi.c | ||
| setjmp.S | ||
| sifive_clint.c | ||
| smp.c | ||
| spl.c | ||