mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-08 22:03:22 +09:00
![]() The ECC registers in the SDRAM HMC Adapter should always be accessible (both when ECC is enabled and disabled). Currently, the registers are accessible only when ECC is enabled. The ECC Enabled bit is used to determine the status of ECC by later OSes so always allow access. Signed-off-by: Thor Thayer <thor.thayer@linux.intel.com> Reviewed-by: Ley Foon Tan <ley.foon.tan@intel.com> |
||
---|---|---|
.. | ||
Kconfig | ||
Makefile | ||
sdram_agilex.c | ||
sdram_arria10.c | ||
sdram_gen5.c | ||
sdram_s10.c | ||
sdram_s10.h | ||
sdram_soc64.c | ||
sdram_soc64.h | ||
sequencer.c | ||
sequencer.h |