mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-23 19:39:44 +09:00
![York Sun](/assets/img/avatar_default.png)
Add support for Freescale T4240 SoC. Feature of T4240 are (incomplete list): 12 dual-threaded e6500 cores built on Power Architecture® technology Arranged as clusters of four cores sharing a 2 MB L2 cache. Up to 1.8 GHz at 1.0 V with 64-bit ISA support (Power Architecture v2.06-compliant) Three levels of instruction: user, supervisor, and hypervisor 1.5 MB CoreNet Platform Cache (CPC) Hierarchical interconnect fabric CoreNet fabric supporting coherent and non-coherent transactions with prioritization and bandwidth allocation amongst CoreNet end-points 1.6 Tbps coherent read bandwidth Queue Manager (QMan) fabric supporting packet-level queue management and quality of service scheduling Three 64-bit DDR3/3L SDRAM memory controllers with ECC and interleaving support Memory prefetch engine (PMan) Data Path Acceleration Architecture (DPAA) incorporating acceleration for the following functions: Packet parsing, classification, and distribution (Frame Manager 1.1) Queue management for scheduling, packet sequencing, and congestion management (Queue Manager 1.1) Hardware buffer management for buffer allocation and de-allocation (BMan 1.1) Cryptography acceleration (SEC 5.0) at up to 40 Gbps RegEx Pattern Matching Acceleration (PME 2.1) at up to 10 Gbps Decompression/Compression Acceleration (DCE 1.0) at up to 20 Gbps DPAA chip-to-chip interconnect via RapidIO Message Manager (RMAN 1.0) 32 SerDes lanes at up to 10.3125 GHz Ethernet interfaces Up to four 10 Gbps Ethernet MACs Up to sixteen 1 Gbps Ethernet MACs Maximum configuration of 4 x 10 GE + 8 x 1 GE High-speed peripheral interfaces Four PCI Express 2.0/3.0 controllers Two Serial RapidIO 2.0 controllers/ports running at up to 5 GHz with Type 11 messaging and Type 9 data streaming support Interlaken look-aside interface for serial TCAM connection Additional peripheral interfaces Two serial ATA (SATA 2.0) controllers Two high-speed USB 2.0 controllers with integrated PHY Enhanced secure digital host controller (SD/MMC/eMMC) Enhanced serial peripheral interface (eSPI) Four I2C controllers Four 2-pin or two 4-pin UARTs Integrated Flash controller supporting NAND and NOR flash Two eight-channel DMA engines Support for hardware virtualization and partitioning enforcement QorIQ Platform's Trust Architecture 1.1 Signed-off-by: York Sun <yorksun@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org> Signed-off-by: Andy Fleming <afleming@freescale.com> Signed-off-by: Roy Zang <tie-fei.zang@freescale.com> Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com> Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com> Signed-off-by: Andy Fleming <afleming@freescale.com>
150 lines
4.7 KiB
Makefile
150 lines
4.7 KiB
Makefile
#
|
|
# (C) Copyright 2006
|
|
# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
#
|
|
# (C) Copyright 2002,2003 Motorola Inc.
|
|
# Xianghua Xiao,X.Xiao@motorola.com
|
|
#
|
|
# See file CREDITS for list of people who contributed to this
|
|
# project.
|
|
#
|
|
# This program is free software; you can redistribute it and/or
|
|
# modify it under the terms of the GNU General Public License as
|
|
# published by the Free Software Foundation; either version 2 of
|
|
# the License, or (at your option) any later version.
|
|
#
|
|
# This program is distributed in the hope that it will be useful,
|
|
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
# GNU General Public License for more details.
|
|
#
|
|
# You should have received a copy of the GNU General Public License
|
|
# along with this program; if not, write to the Free Software
|
|
# Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
# MA 02111-1307 USA
|
|
#
|
|
|
|
include $(TOPDIR)/config.mk
|
|
|
|
LIB = $(obj)lib$(CPU).o
|
|
|
|
START = start.o resetvec.o
|
|
SOBJS-$(CONFIG_MP) += release.o
|
|
SOBJS = $(SOBJS-y)
|
|
|
|
COBJS-$(CONFIG_CMD_ERRATA) += cmd_errata.o
|
|
COBJS-$(CONFIG_CPM2) += commproc.o
|
|
|
|
# supports ddr1
|
|
COBJS-$(CONFIG_MPC8540) += ddr-gen1.o
|
|
COBJS-$(CONFIG_MPC8560) += ddr-gen1.o
|
|
COBJS-$(CONFIG_MPC8541) += ddr-gen1.o
|
|
COBJS-$(CONFIG_MPC8555) += ddr-gen1.o
|
|
|
|
# supports ddr1/2
|
|
COBJS-$(CONFIG_MPC8548) += ddr-gen2.o
|
|
COBJS-$(CONFIG_MPC8568) += ddr-gen2.o
|
|
COBJS-$(CONFIG_MPC8544) += ddr-gen2.o
|
|
|
|
# supports ddr1/2/3
|
|
COBJS-$(CONFIG_MPC8572) += ddr-gen3.o
|
|
COBJS-$(CONFIG_MPC8536) += ddr-gen3.o
|
|
COBJS-$(CONFIG_MPC8569) += ddr-gen3.o
|
|
COBJS-$(CONFIG_P1010) += ddr-gen3.o
|
|
COBJS-$(CONFIG_P1011) += ddr-gen3.o
|
|
COBJS-$(CONFIG_P1012) += ddr-gen3.o
|
|
COBJS-$(CONFIG_P1013) += ddr-gen3.o
|
|
COBJS-$(CONFIG_P1014) += ddr-gen3.o
|
|
COBJS-$(CONFIG_P1020) += ddr-gen3.o
|
|
COBJS-$(CONFIG_P1021) += ddr-gen3.o
|
|
COBJS-$(CONFIG_P1022) += ddr-gen3.o
|
|
COBJS-$(CONFIG_P1024) += ddr-gen3.o
|
|
COBJS-$(CONFIG_P1025) += ddr-gen3.o
|
|
COBJS-$(CONFIG_P2010) += ddr-gen3.o
|
|
COBJS-$(CONFIG_P2020) += ddr-gen3.o
|
|
COBJS-$(CONFIG_PPC_P2041) += ddr-gen3.o
|
|
COBJS-$(CONFIG_PPC_P3041) += ddr-gen3.o
|
|
COBJS-$(CONFIG_PPC_P4080) += ddr-gen3.o
|
|
COBJS-$(CONFIG_PPC_P5020) += ddr-gen3.o
|
|
COBJS-$(CONFIG_PPC_P5040) += ddr-gen3.o
|
|
COBJS-$(CONFIG_PPC_T4240) += ddr-gen3.o
|
|
COBJS-$(CONFIG_BSC9131) += ddr-gen3.o
|
|
|
|
COBJS-$(CONFIG_CPM2) += ether_fcc.o
|
|
COBJS-$(CONFIG_OF_LIBFDT) += fdt.o
|
|
COBJS-$(CONFIG_FSL_CORENET) += liodn.o
|
|
COBJS-$(CONFIG_MP) += mp.o
|
|
COBJS-$(CONFIG_PCI) += pci.o
|
|
COBJS-$(CONFIG_SYS_DPAA_QBMAN) += portals.o
|
|
|
|
# various SoC specific assignments
|
|
COBJS-$(CONFIG_PPC_P2041) += p2041_ids.o
|
|
COBJS-$(CONFIG_PPC_P3041) += p3041_ids.o
|
|
COBJS-$(CONFIG_PPC_P4080) += p4080_ids.o
|
|
COBJS-$(CONFIG_PPC_P5020) += p5020_ids.o
|
|
COBJS-$(CONFIG_PPC_P5040) += p5040_ids.o
|
|
COBJS-$(CONFIG_PPC_T4240) += t4240_ids.o
|
|
|
|
COBJS-$(CONFIG_QE) += qe_io.o
|
|
COBJS-$(CONFIG_CPM2) += serial_scc.o
|
|
COBJS-$(CONFIG_SYS_FSL_QORIQ_CHASSIS1) += fsl_corenet_serdes.o
|
|
COBJS-$(CONFIG_SYS_FSL_QORIQ_CHASSIS2) += fsl_corenet2_serdes.o
|
|
|
|
# SoC specific SERDES support
|
|
COBJS-$(CONFIG_MPC8536) += mpc8536_serdes.o
|
|
COBJS-$(CONFIG_MPC8544) += mpc8544_serdes.o
|
|
COBJS-$(CONFIG_MPC8548) += mpc8548_serdes.o
|
|
COBJS-$(CONFIG_MPC8568) += mpc8568_serdes.o
|
|
COBJS-$(CONFIG_MPC8569) += mpc8569_serdes.o
|
|
COBJS-$(CONFIG_MPC8572) += mpc8572_serdes.o
|
|
COBJS-$(CONFIG_P1010) += p1010_serdes.o
|
|
COBJS-$(CONFIG_P1011) += p1021_serdes.o
|
|
COBJS-$(CONFIG_P1012) += p1021_serdes.o
|
|
COBJS-$(CONFIG_P1013) += p1022_serdes.o
|
|
COBJS-$(CONFIG_P1014) += p1010_serdes.o
|
|
COBJS-$(CONFIG_P1017) += p1023_serdes.o
|
|
COBJS-$(CONFIG_P1020) += p1021_serdes.o
|
|
COBJS-$(CONFIG_P1021) += p1021_serdes.o
|
|
COBJS-$(CONFIG_P1022) += p1022_serdes.o
|
|
COBJS-$(CONFIG_P1023) += p1023_serdes.o
|
|
COBJS-$(CONFIG_P1024) += p1021_serdes.o
|
|
COBJS-$(CONFIG_P1025) += p1021_serdes.o
|
|
COBJS-$(CONFIG_P2010) += p2020_serdes.o
|
|
COBJS-$(CONFIG_P2020) += p2020_serdes.o
|
|
COBJS-$(CONFIG_PPC_P2041) += p2041_serdes.o
|
|
COBJS-$(CONFIG_PPC_P3041) += p3041_serdes.o
|
|
COBJS-$(CONFIG_PPC_P4080) += p4080_serdes.o
|
|
COBJS-$(CONFIG_PPC_P5020) += p5020_serdes.o
|
|
COBJS-$(CONFIG_PPC_P5040) += p5040_serdes.o
|
|
COBJS-$(CONFIG_PPC_T4240) += t4240_serdes.o
|
|
|
|
COBJS = $(COBJS-y)
|
|
COBJS += cpu.o
|
|
COBJS += cpu_init.o
|
|
COBJS += cpu_init_early.o
|
|
COBJS += interrupts.o
|
|
COBJS += speed.o
|
|
COBJS += tlb.o
|
|
COBJS += traps.o
|
|
|
|
# Stub implementations of cache management functions for USB
|
|
COBJS += cache.o
|
|
|
|
SRCS := $(START:.o=.S) $(SOBJS:.o=.S) $(COBJS:.o=.c)
|
|
OBJS := $(addprefix $(obj),$(SOBJS) $(COBJS))
|
|
START := $(addprefix $(obj),$(START))
|
|
|
|
all: $(obj).depend $(START) $(LIB)
|
|
|
|
$(LIB): $(OBJS)
|
|
$(call cmd_link_o_target, $(OBJS))
|
|
|
|
#########################################################################
|
|
|
|
# defines $(obj).depend target
|
|
include $(SRCTREE)/rules.mk
|
|
|
|
sinclude $(obj).depend
|
|
|
|
#########################################################################
|