mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-07 03:36:16 +09:00
9a5483e9df
Add and enable TPL on M2 Porter. The TPL must fit into 16 kiB due to the Gen2 BootROM restriction. The TPL is running from MERAM and is capable of performing the initial initialization of PFC, Clock, GPIO, LBSC, DBSC and QSPI NOR. DBSC is responsible for bringing up the DDR DRAM access. The TPL is capable of loading the next stage, U-Boot, from either SPI NOR or UART as a fallback. If either does provide a valid U-Boot uImage, the system stops, which allows the operator to load U-Boot ie. via JTAG and start it manually. Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org> |
||
|---|---|---|
| .. | ||
| include/mach | ||
| board.c | ||
| cpu_info-r8a7740.c | ||
| cpu_info-rcar.c | ||
| cpu_info-sh73a0.c | ||
| cpu_info.c | ||
| emac.c | ||
| Kconfig | ||
| Kconfig.32 | ||
| Kconfig.64 | ||
| lowlevel_init_ca15.S | ||
| lowlevel_init_gen3.S | ||
| lowlevel_init.S | ||
| Makefile | ||
| memmap-gen3.c | ||
| pfc-r8a7740.c | ||
| pfc-r8a7790.c | ||
| pfc-r8a7790.h | ||
| pfc-r8a7791.c | ||
| pfc-r8a7792.c | ||
| pfc-r8a7793.c | ||
| pfc-r8a7794.c | ||
| pfc-sh73a0.c | ||
| timer.c | ||