mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-10-06 03:20:41 +09:00
9515e41d38
Since v2019.06 DesingWare nSIM supports DesignWare UART simulation and so we may switch from pretty unusual ARC UART to much more standard DesignWare UART (which in case of U-Boot is just an ordinary 16650 UART). This among other things makes built dinaries compatible with our other platforms to name a few: FPGA-based HAPS boards, QEMU and even ZeBU. Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
34 lines
538 B
Plaintext
34 lines
538 B
Plaintext
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2015-2016, 2020 Synopsys, Inc. (www.synopsys.com)
|
|
*/
|
|
/dts-v1/;
|
|
|
|
#include "skeleton.dtsi"
|
|
|
|
/ {
|
|
model = "snps,nsim";
|
|
|
|
aliases {
|
|
console = &uart0;
|
|
};
|
|
|
|
cpu_card {
|
|
core_clk: core_clk {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-clock";
|
|
clock-frequency = <70000000>;
|
|
u-boot,dm-pre-reloc;
|
|
};
|
|
};
|
|
|
|
uart0: serial@f0000000 {
|
|
compatible = "snps,dw-apb-uart";
|
|
reg = <0xf0000000 0x1000>;
|
|
reg-shift = <2>;
|
|
reg-io-width = <4>;
|
|
clock-frequency = <70000000>;
|
|
};
|
|
|
|
};
|