mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-07 03:36:16 +09:00
935758b1d5
The write recovery time is 15ns for all JEDEC DDR3 speed bins. And instead of hardcoding it to 10 cycles, it is possible to set tighter timings based on accurate calculations. For example, DRAM clock frequencies up to 533MHz need only 8 cycles for write recovery. Signed-off-by: Siarhei Siamashka <siarhei.siamashka@gmail.com> Acked-by: Ian Campbell <ijc@hellion.org.uk> Signed-off-by: Hans de Goede <hdegoede@redhat.com> |
||
---|---|---|
.. | ||
board.c | ||
clock_sun4i.c | ||
clock.c | ||
config.mk | ||
cpu_info.c | ||
dram.c | ||
Makefile | ||
pinmux.c | ||
psci.S | ||
start.c | ||
timer.c | ||
u-boot-spl-fel.lds | ||
u-boot-spl.lds |