mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-21 02:28:00 +09:00
f1683aa73c
This allows us to use the same DRAM init function on all archs. Add a dummy function for arc, which does not use DRAM init here. Signed-off-by: Simon Glass <sjg@chromium.org> [trini: Dummy function on nios2] Signed-off-by: Tom Rini <trini@konsulko.com>
63 lines
1.3 KiB
C
63 lines
1.3 KiB
C
/*
|
|
* (C) Copyright 2008
|
|
* Ricado Ribalda-Universidad Autonoma de Madrid-ricardo.ribalda@gmail.com
|
|
* This work has been supported by: QTechnology http://qtec.com/
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <config.h>
|
|
#include <common.h>
|
|
#include <netdev.h>
|
|
#include <asm/processor.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
int checkboard(void)
|
|
{
|
|
puts("Xilinx PPC440 Generic Board\n");
|
|
return 0;
|
|
}
|
|
|
|
int dram_init(void)
|
|
{
|
|
gd->ram_size = get_ram_size(XPAR_DDR2_SDRAM_MEM_BASEADDR,
|
|
CONFIG_SYS_SDRAM_SIZE_MB * 1024 * 1024);
|
|
|
|
return 0;
|
|
}
|
|
|
|
void get_sys_info(sys_info_t *sys_info)
|
|
{
|
|
sys_info->freqProcessor = XPAR_CORE_CLOCK_FREQ_HZ;
|
|
sys_info->freqPLB = XPAR_PLB_CLOCK_FREQ_HZ;
|
|
sys_info->freqPCI = 0;
|
|
|
|
return;
|
|
}
|
|
|
|
int get_serial_clock(void){
|
|
return XPAR_UARTNS550_0_CLOCK_FREQ_HZ;
|
|
}
|
|
|
|
int board_eth_init(bd_t *bis)
|
|
{
|
|
int ret = 0;
|
|
|
|
puts("Init xilinx temac\n");
|
|
#ifdef XPAR_LLTEMAC_0_BASEADDR
|
|
ret |= xilinx_ll_temac_eth_init(bis, XPAR_LLTEMAC_0_BASEADDR,
|
|
XILINX_LL_TEMAC_M_SDMA_DCR | XILINX_LL_TEMAC_M_SDMA_PLB,
|
|
XPAR_LLTEMAC_0_LLINK_CONNECTED_BASEADDR);
|
|
|
|
#endif
|
|
|
|
#ifdef XPAR_LLTEMAC_1_BASEADDR
|
|
ret |= xilinx_ll_temac_eth_init(bis, XPAR_LLTEMAC_1_BASEADDR,
|
|
XILINX_LL_TEMAC_M_SDMA_DCR | XILINX_LL_TEMAC_M_SDMA_PLB,
|
|
XPAR_LLTEMAC_1_LLINK_CONNECTED_BASEADDR);
|
|
#endif
|
|
|
|
return ret;
|
|
}
|