brain-hackers_pepepper-mirror/u-boot-brain
1
0
Fork 0
mirror of https://github.com/brain-hackers/u-boot-brain synced 2024-07-26 21:03:44 +09:00
Code Issues Projects Releases Wiki Activity
84c7204bd1
u-boot-brain/arch/arm/cpu/armv8/fsl-lsch3
History
J. German Rivera 7b3bd9a798 drivers/mc: Migrated MC Flibs to 0.5.2 
Upgrade Manage Complex (MC) flib API to 0.5.2. Rename directory
fsl_mc to fsl-mc. Change the fsl-mc node in Linux device tree
from "fsl,dprcr" to "fsl-mc". Print MC version info when
appropriate.

Signed-off-by: J. German Rivera <German.Rivera@freescale.com>
Signed-off-by: Lijun Pan <Lijun.Pan@freescale.com>
Reviewed-by: York Sun <yorksun@freescale.com>
2015-02-24 13:10:20 -08:00
..
cpu.c drivers/mc: Migrated MC Flibs to 0.5.2 2015-02-24 13:10:20 -08:00
cpu.h armv8/fsl-lsch3: Release secondary cores from boot hold off with Boot Page 2014-09-25 08:36:19 -07:00
fdt.c armv8/fsl-lsch3: Add fdt-fixup for clock frequency of the DUART nodes 2015-02-24 13:08:53 -08:00
lowlevel.S armv8/fsl-lsch3: Convert flushing L3 to assembly to avoid using stack 2015-02-24 13:08:46 -08:00
Makefile armv8/fsl-lsch3: Release secondary cores from boot hold off with Boot Page 2014-09-25 08:36:19 -07:00
mp.c ARMv8/fsl-lsch3: Patch cpu node properties in DT for online cores 2015-02-24 13:08:28 -08:00
mp.h ARMv8/fsl-lsch3: Patch cpu node properties in DT for online cores 2015-02-24 13:08:28 -08:00
README ARMv8/ls2085a_emu: Add LS2085A emulator and simulator board support 2014-07-04 19:48:41 +02:00
speed.c armv8/fsl-lsch3: Add support for second DDR clock 2015-02-24 13:09:14 -08:00
speed.h ARMv8/FSL_LSCH3: Add FSL_LSCH3 SoC 2014-07-03 08:40:51 +02:00

README 

#
# Copyright 2014 Freescale Semiconductor
#
# SPDX-License-Identifier:      GPL-2.0+
#

Freescale LayerScape with Chassis Generation 3

This architecture supports Freescale ARMv8 SoCs with Chassis generation 3,
for example LS2085A.