Valentin Longchamp 7e157b0ade mpc8xxx: set x2 DDR3 refresh rate if SPD config requires it ... If the DDR3 module supports industrial temperature range and requires the x2 refresh rate for that temp range, the refresh period must be 3.9us instead of 7.8 us. This was successfuly tested on kmp204x board with some MT41K128M16 DDR3 RAM chips (no module used, chips directly soldered on board with an SPD EEPROM). Signed-off-by: Valentin Longchamp <valentin.longchamp@keymile.com> [York Sun: fix minor conflicts in fsl_ddr_dimm_params.h, lc_common_dimm_params.c, common_timing_params.h] Acked-by: York Sun <yorksun@freescale.com>		2013-10-24 09:35:52 -07:00
..
cpu	mpc8xxx: set x2 DDR3 refresh rate if SPD config requires it	2013-10-24 09:35:52 -07:00
include/asm	mpc8xxx: set x2 DDR3 refresh rate if SPD config requires it	2013-10-24 09:35:52 -07:00
lib	powerpc: cast bi_memsize to ulong for %ld usage	2013-10-24 09:35:15 -07:00
config.mk	Add GPL-2.0+ SPDX-License-Identifier to source files	2013-07-24 09:44:38 -04:00