mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-06 03:06:16 +09:00
6c7dc6236a
AFAIK, for all PLLs on all Tegra SoCs, the primary PLL output frequency
is (input * m) / (n * p). However, PLLP's primary output (pllP_out0) on
T210 is the VCO output, and divp is not applied. pllP_out2 does have divp
applied. All other pllP_outN are divided down from pllP_out0. We only
support pllP_out0 in U-Boot at the time of writing.
Fix clock_get_rate() to handle this special case.
This corrects the returned rate for PLLP to be 408MHz rather than 204MHz.
In turn, this causes high enough dividers to be calculated for the various
peripheral clocks that feed off of PLLP. Without this, some peripherals
failed to operate correctly. For instance, one of my SD cards worked
perfectly but an older (presumably slower) card could not be read.
Note that prior to commit
|
||
|---|---|---|
| .. | ||
| tegra20 | ||
| tegra30 | ||
| tegra114 | ||
| tegra124 | ||
| tegra210 | ||
| ap.c | ||
| board.c | ||
| board2.c | ||
| cache.c | ||
| clock.c | ||
| cmd_enterrcm.c | ||
| cpu.c | ||
| cpu.h | ||
| emc.c | ||
| emc.h | ||
| gpu.c | ||
| Kconfig | ||
| lowlevel_init.S | ||
| Makefile | ||
| pinmux-common.c | ||
| powergate.c | ||
| psci.S | ||
| pwm.c | ||
| spl.c | ||
| sys_info.c | ||
| xusb-padctl.c | ||