mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-06 02:03:52 +09:00
6590bd8c47
Add initial clock driver for Allwinner A10/A20. - Implement USB ahb and USB clocks via ccu_clk_gate table for A10/A20, so it can accessed in common clk enable and disable functions from clk_sunxi.c - Implement USB resets via ccu_reset table for A10/A20, so it can accessed in common reset deassert and assert functions from reset-sunxi.c Signed-off-by: Jagan Teki <jagan@amarulasolutions.com> Acked-by: Maxime Ripard <maxime.ripard@bootlin.com>
12 lines
250 B
Makefile
12 lines
250 B
Makefile
#
|
|
# Copyright (C) 2018 Amarula Solutions.
|
|
#
|
|
# SPDX-License-Identifier: GPL-2.0+
|
|
#
|
|
|
|
obj-$(CONFIG_CLK_SUNXI) += clk_sunxi.o
|
|
|
|
obj-$(CONFIG_CLK_SUN4I_A10) += clk_a10.o
|
|
obj-$(CONFIG_CLK_SUN8I_H3) += clk_h3.o
|
|
obj-$(CONFIG_CLK_SUN50I_A64) += clk_a64.o
|