mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-10-02 09:30:43 +09:00
4692708d45
The mmc host controller on the i.mx6q is called usdhc which is redesigned based on the freescale esdhc controller. The usdhc controller is almost compatible with esdhc except it adds one mix register to support debug/SD3.0 and move the low bit 0-6 of XFERTYP register to the mix control reg low bit 0-6. Thus on i.mx6q, we have the following compared with the previous soc: (can refer to RM of chapter 56.3.3) i.mx6q: mix control: bit 31 - bit 7: Added for debug/SD3.0 support bit 6 - bit 0: move in the XFERTYP register bit 6-0 on previous soc XFERTYP register: bit 31 - bit 7: the same as before, bit 6 - bit 0: no-use previous soc mix control: no XFERTYP register: bit 31 - bit 0: xfertype information Signed-off-by: Jason Liu <jason.hui@linaro.org> Cc: Andy Fleming <afleming@gmail.com> Cc: Stefano Babic <sbabic@denx.de> Acked-by: Stefano Babic <sbabic@denx.de> |
||
|---|---|---|
| .. | ||
| arm_pl180_mmci.c | ||
| arm_pl180_mmci.h | ||
| atmel_mci.c | ||
| atmel_mci.h | ||
| bfin_sdh.c | ||
| davinci_mmc.c | ||
| fsl_esdhc.c | ||
| ftsdc010_esdhc.c | ||
| gen_atmel_mci.c | ||
| Makefile | ||
| mmc_spi.c | ||
| mmc.c | ||
| mv_sdhci.c | ||
| mxcmmc.c | ||
| mxsmmc.c | ||
| omap_hsmmc.c | ||
| pxa_mmc_gen.c | ||
| pxa_mmc.c | ||
| pxa_mmc.h | ||
| s5p_mmc.c | ||
| sdhci.c | ||
| sh_mmcif.c | ||
| sh_mmcif.h | ||
| tegra2_mmc.c | ||
| tegra2_mmc.h | ||