Suresh Gupta 1050998728 spi: fsl_qspi: Copy 16 byte aligned data in TX FIFO ... In some of the QSPI controller version, there must be atleast 128bit data available in TX FIFO for any pop operation otherwise error bit will be set. The code will not make any behavior change for previous controller as the transfer data size in ipcr register is still the same. Patch is tested on LS1046A which do not require 16 bytes aligned and LS1088A which require 16 bytes aligned data in TX FIFO Signed-off-by: Suresh Gupta <suresh.gupta@nxp.com> Signed-off-by: Anupam Kumar <anupam.kumar_1@nxp.com> Reviewed-by: Jagan Teki <jagan@openedev.com>		2017-09-25 15:45:15 +05:30
..
altera_spi.c	dm: Rename dev_addr..() functions	2017-06-01 07:03:01 -06:00
ath79_spi.c	dm: Rename dev_addr..() functions	2017-06-01 07:03:01 -06:00
atmel_dataflash_spi.c	spi: atmel_dataflash: Simplify AT91F_SpiEnable implementation	2014-03-17 21:54:57 +05:30
atmel_spi.c	dm: Rename dev_addr..() functions	2017-06-01 07:03:01 -06:00
atmel_spi.h	spi: atmel_spi: Use GENMASK	2015-10-27 23:21:42 +05:30
cadence_qspi_apb.c	spi: cadence_qspi_apb: Use 32 bit indirect read transaction when possible	2017-01-04 16:38:35 +01:00
cadence_qspi.c	dm: core: Replace of_offset with accessor	2017-02-08 06:12:14 -07:00
cadence_qspi.h	spi: cadence_qspi: Use spi mode at the point it is needed	2016-12-15 16:57:27 +01:00
cf_spi.c	spi: Zap cf_qspi driver and related code	2017-01-15 18:29:04 +01:00
davinci_spi.c	dm: Rename dev_addr..() functions	2017-06-01 07:03:01 -06:00
designware_spi.c	dm: Rename dev_addr..() functions	2017-06-01 07:03:01 -06:00
exynos_spi.c	dm: Rename dev_addr..() functions	2017-06-01 07:03:01 -06:00
fsl_dspi.c	dm: Fix up inclusion of common.h	2017-06-01 07:03:03 -06:00
fsl_espi.c	spi: fsl: Use BIT macro	2015-10-27 23:19:29 +05:30
fsl_qspi.c	spi: fsl_qspi: Copy 16 byte aligned data in TX FIFO	2017-09-25 15:45:15 +05:30
fsl_qspi.h	spi: fsl_qspi: Add controller busy check before new spi operation	2017-09-25 12:49:56 +05:30
ich.c	x86: ich-spi: Clear atomic preop only when SPI settings are not locked	2017-09-02 23:35:55 +08:00
ich.h	x86: ich-spi: Don't read cached lock status	2017-08-24 11:00:47 +08:00
Kconfig	nds32: spi: Support spi dm driver.	2017-09-21 10:30:22 +08:00
kirkwood_spi.c	dm: Rename dev_addr..() functions	2017-06-01 07:03:01 -06:00
lpc32xx_ssp.c	lpc32xx: add LPC32xx SSP support (SPI mode)	2015-04-10 14:23:20 +02:00
Makefile	nds32: spi: Support spi dm driver.	2017-09-21 10:30:22 +08:00
mpc8xx_spi.c	powerpc, 8xx: move SPI driver to drivers/spi/	2017-07-08 15:56:03 -04:00
mpc8xxx_spi.c	spi: mpc8xxx_spi: Use BIT macro	2015-10-27 23:21:28 +05:30
mvebu_a3700_spi.c	dm: Rename dev_addr..() functions	2017-06-01 07:03:01 -06:00
mxc_spi.c	spi: mxc_spi: support driver model	2017-09-25 12:47:59 +05:30
mxs_spi.c	imx: reorganize IMX code as other SOCs	2017-07-12 10:17:44 +02:00
nds_ae3xx_spi.c	nds32: spi: Support spi dm driver.	2017-09-21 10:30:22 +08:00
omap3_spi.c	dm: Rename dev_addr..() functions	2017-06-01 07:03:01 -06:00
pic32_spi.c	dm: gpio: Add live tree support	2017-06-01 07:03:10 -06:00
rk_spi.c	rockchip: spi: Convert to livetree	2017-09-18 20:40:35 +02:00
rk_spi.h	rockchip: spi: rk_spi: dynamically select an module input rate	2017-05-10 13:37:21 -06:00
sandbox_spi.c	treewide: replace #include <asm/errno.h> with <linux/errno.h>	2016-09-23 17:55:42 -04:00
sh_qspi.c	Move console definitions into a new console.h file	2015-11-19 20:27:50 -07:00
sh_spi.c	Add more SPDX-License-Identifier tags	2016-01-19 08:31:21 -05:00
sh_spi.h	Add more SPDX-License-Identifier tags	2016-01-19 08:31:21 -05:00
soft_spi_legacy.c	dm: spi: Remove SPI_INIT feature	2014-10-22 10:36:48 -06:00
soft_spi.c	dm: core: Replace of_offset with accessor	2017-02-08 06:12:14 -07:00
spi-emul-uclass.c	dm: sandbox: Add a SPI emulation uclass	2014-10-22 10:36:46 -06:00
spi-uclass.c	dm: spi: Convert uclass to livetree	2017-06-01 07:03:16 -06:00
spi.c	spi: Support half-duplex mode in FDT decode	2014-08-06 00:18:01 +05:30
stm32_qspi.c	spi: stm32_qspi: add clk_get_rate() support	2017-07-26 11:28:08 -04:00
tegra_spi.h	dm: tegra: spi: Convert to driver model	2014-10-22 10:36:52 -06:00
tegra20_sflash.c	dm: tegra: Convert clock_decode_periph_id() to support livetree	2017-07-28 12:02:47 -06:00
tegra20_slink.c	dm: tegra: Convert clock_decode_periph_id() to support livetree	2017-07-28 12:02:47 -06:00
tegra114_spi.c	dm: tegra: spi: Convert to livetree	2017-07-28 12:02:47 -06:00
tegra210_qspi.c	dm: tegra: Convert clock_decode_periph_id() to support livetree	2017-07-28 12:02:47 -06:00
ti_qspi.c	dm: core: Replace of_offset with accessor (part 2)	2017-06-01 07:03:04 -06:00
xilinx_spi.c	spi: xilinx: Add new compatible strings	2015-12-11 22:12:24 +05:30
zynq_qspi.c	dm: core: Replace of_offset with accessor	2017-02-08 06:12:14 -07:00
zynq_spi.c	dm: Rename dev_addr..() functions	2017-06-01 07:03:01 -06:00