brain-hackers_pepepper-mirror/u-boot-brain
1
0
Fork 0
mirror of https://github.com/brain-hackers/u-boot-brain synced 2024-07-09 20:56:16 +09:00
Code Issues Projects Releases Wiki Activity
2a8a353958
u-boot-brain/arch/arm/cpu/armv7
History
Ashish Kumar 63b2316c5c fsl-layerscape: Consolidate registers space defination for CCI-400 bus 
CoreLink Cache Coherent Interconnect (CCI) provides full cache
coherency between two clusters of multi-core CPUs and I/O coherency
for devices and I/O masters.

This patch add new config option SYS_FSL_HAS_CCI400 and moves
existing register space definaton of CCI-400 bus to fsl_immap to be
shared. CONFIG_SYS_CCI400_ADDR is replaced with SYS_CCI400_OFFSET
in Kconfig.

Signed-off-by: Ashish Kumar <Ashish.Kumar@nxp.com>
Signed-off-by: Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com>
[YS: revised commit message, squashed patches for armv8 and armv7]
Reviewed-by: York Sun <york.sun@nxp.com>
2017-09-11 07:55:36 -07:00
..
bcm235xx arm: bcm235xx: clk_set_rate avoid possible NULL deref 2017-08-13 15:17:27 -04:00
bcm281xx bcm281xx: clock: avoid possible NULL dereference 2017-08-13 15:17:27 -04:00
bcmcygnus arm: bcmcygnus: Add bcmcygnus u-architecture 2014-08-30 07:46:40 -04:00
bcmnsp arm: bcmnsp: Add bcmnsp u-architecture 2014-08-30 07:46:40 -04:00
iproc-common arm: iproc: Initial commit of iproc architecture code 2014-08-30 07:46:40 -04:00
kona-common board: arm:: Add support for Broadcom BCM23550 2016-06-13 08:56:02 -04:00
ls102xa fsl-layerscape: Consolidate registers space defination for CCI-400 bus 2017-09-11 07:55:36 -07:00
s5p-common exynos: pwm: Add a driver for the exynos5 PWM 2016-05-25 13:25:18 +09:00
stv0991 stv0991: configure clock & pad muxing for qspi 2015-07-03 13:50:53 +05:30
sunxi sunxi: psci: Move entry address setting to separate function 2017-06-12 15:41:02 +05:30
vf610 env: Rename setenv() to env_set() 2017-08-16 08:22:18 -04:00
arch_timer.c arm: armv7: add us timer for bootstage 2016-12-09 08:39:10 -05:00
cache_v7_asm.S arm: Migrate SYS_THUMB_BUILD to Kconfig, introduce SPL_SYS_THUMB_BUILD 2017-03-18 20:28:01 -04:00
cache_v7.c ARM: Rework and correct barrier definitions 2016-08-05 07:23:57 -04:00
config.mk ARM: move -march=* and -mtune= options to arch/arm/Makefile 2015-03-27 16:55:22 +01:00
cp15.c ARM: Introduce erratum workaround for 454179 2015-03-13 09:28:48 -04:00
cpu.c arm: Turn of d-cache before i-cache 2015-09-02 21:28:25 -06:00
Kconfig ARM: armv7: move ARMV7_PSCI_NR_CPUS to Kconfig 2016-09-07 08:48:54 -04:00
lowlevel_init.S armv7: Mark the default lowlevel_init function as weak 2017-06-05 11:02:23 -04:00
Makefile imx: reorganize IMX code as other SOCs 2017-07-12 10:17:44 +02:00
nonsec_virt.S ARM: rename CONFIG_TIMER_CLK_FREQ to COUNTER_FREQUENCY 2017-04-05 15:03:17 +05:30
psci-common.c ARM: Rework and correct barrier definitions 2016-08-05 07:23:57 -04:00
psci.S armv7: psci: cpu_off: flush D-Cache before disable D-Cache 2016-11-29 08:15:31 -05:00
smccc-call.S ARM: adjust arm-smccc code for use in U-Boot 2017-04-18 10:29:17 -04:00
start.S arm: Implement workaround for Cortex-A9 errata 845369 2017-08-16 11:50:51 +02:00
syslib.c ARM: OMAP: hide custom bit manipulation function sr32() 2014-04-17 14:39:54 -04:00
virt-dt.c ARMv8/PSCI: Fixup the device tree for PSCI 2016-07-19 11:34:07 -07:00
virt-v7.c ARM: non-sec: flush code cacheline aligned 2016-08-12 09:22:15 -04:00