mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
0dc4ab9c43
This patch adds very basic support for the Octeon III SoCs. Only CFI parallel NOR flash and UART is supported for now. Please note that the basic Octeon port does not include the DDR3/4 initialization yet. This will be added in some follow-up patches later. To still use U-Boot on with this port, the L2 cache (4MiB on Octeon III CN73xx) is used as RAM. This way, U-Boot can boot to the prompt on such boards. Signed-off-by: Aaron Williams <awilliams@marvell.com> Signed-off-by: Stefan Roese <sr@denx.de>
47 lines
705 B
Plaintext
47 lines
705 B
Plaintext
menu "Octeon platforms"
|
|
depends on ARCH_OCTEON
|
|
|
|
config SYS_SOC
|
|
string
|
|
default "octeon"
|
|
|
|
config OCTEON_CN7XXX
|
|
bool "Octeon CN7XXX SoC"
|
|
|
|
config OCTEON_CN70XX
|
|
bool "Octeon CN70XX SoC"
|
|
select OCTEON_CN7XXX
|
|
|
|
config OCTEON_CN73XX
|
|
bool "Octeon CN73XX SoC"
|
|
select OCTEON_CN7XXX
|
|
|
|
config OCTEON_CN78XX
|
|
bool "Octeon CN78XX SoC"
|
|
select OCTEON_CN7XXX
|
|
|
|
choice
|
|
prompt "Octeon MIPS family select"
|
|
|
|
config SOC_OCTEON3
|
|
bool "Octeon III family"
|
|
help
|
|
This selects the Octeon III SoC family CN70xx, CN73XX, CN78xx
|
|
and CNF75XX.
|
|
|
|
endchoice
|
|
|
|
config SYS_DCACHE_SIZE
|
|
default 32768
|
|
|
|
config SYS_DCACHE_LINE_SIZE
|
|
default 128
|
|
|
|
config SYS_ICACHE_SIZE
|
|
default 79872
|
|
|
|
config SYS_ICACHE_LINE_SIZE
|
|
default 128
|
|
|
|
endmenu
|