mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-10-01 00:50:43 +09:00
0be07872e3
By default the configuration of the PMC is to have an external crystal connected that requires driving on both XIN and XOUT pins. The bypass configuration means that only XIN will be used, the SoC will not do any driving, and the XIN needs to be provided with a proper signal. This is the MOSCXTBY bit in the PMC main clock generator register. The SPL needs to properly initialize the PMC registers before switching to external clock signal and raising the clock to the cruise speed. Also created Kconfig for this specific configuration. By default this is disabled. Signed-off-by: Eugen Hristev <eugen.hristev@microchip.com> |
||
|---|---|---|
| .. | ||
| arm920t | ||
| arm926ejs | ||
| armv7 | ||
| include/mach | ||
| atmel_sfr.c | ||
| bootparams_atmel.S | ||
| clock.c | ||
| config.mk | ||
| Kconfig | ||
| Makefile | ||
| matrix.c | ||
| mpddrc.c | ||
| phy.c | ||
| sdram.c | ||
| spl_at91.c | ||
| spl_atmel.c | ||
| spl.c | ||