mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-06 19:26:16 +09:00
21a9f435f3
All Socfpga boards from ./include/configs/socfpga_* define CONFIG_HW_WATCHDOG. To ease CONFIG_HW_WATCHDOG conversion to Kconfig select it in config ARCH_SOCFPGA (arch/arm/Kconfig) section. Signed-off-by: Lukasz Majewski <lukma@denx.de> Signed-off-by: Simon Goldschmidt <sgoldschmidt@de.pepperl-fuchs.com>
52 lines
1013 B
C
52 lines
1013 B
C
/*
|
|
* Copyright (C) 2015-2017 Altera Corporation <www.altera.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0
|
|
*/
|
|
|
|
#ifndef __CONFIG_SOCFGPA_ARRIA10_H__
|
|
#define __CONFIG_SOCFGPA_ARRIA10_H__
|
|
|
|
#include <asm/arch/base_addr_a10.h>
|
|
|
|
/* Booting Linux */
|
|
#define CONFIG_LOADADDR 0x01000000
|
|
#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
|
|
|
|
/*
|
|
* U-Boot general configurations
|
|
*/
|
|
/* Cache options */
|
|
#define CONFIG_SYS_DCACHE_OFF
|
|
|
|
/* Memory configurations */
|
|
#define PHYS_SDRAM_1_SIZE 0x40000000
|
|
|
|
/* Ethernet on SoC (EMAC) */
|
|
|
|
/*
|
|
* U-Boot environment configurations
|
|
*/
|
|
|
|
/*
|
|
* Serial / UART configurations
|
|
*/
|
|
#define CONFIG_SYS_NS16550_MEM32
|
|
#define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600, 115200}
|
|
|
|
/*
|
|
* L4 OSC1 Timer 0
|
|
*/
|
|
/* reload value when timer count to zero */
|
|
#define TIMER_LOAD_VAL 0xFFFFFFFF
|
|
|
|
/*
|
|
* Flash configurations
|
|
*/
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1
|
|
|
|
/* The rest of the configuration is shared */
|
|
#include <configs/socfpga_common.h>
|
|
|
|
#endif /* __CONFIG_SOCFGPA_ARRIA10_H__ */
|