mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-27 04:18:51 +09:00
![]() Ensure that cache operations complete before returning from mips_cache_reset by placing a completion barrier (sync instruction) before the return. Without this there is no guarantee that the cache ops will complete before any subsequent memory accesses, since they are indexed cache ops & thus not implicitly ordered with memory accesses. Signed-off-by: Paul Burton <paul.burton@imgtec.com> |
||
---|---|---|
.. | ||
ashldi3.c | ||
ashrdi3.c | ||
bootm.c | ||
cache_init.S | ||
cache.c | ||
libgcc.h | ||
lshrdi3.c | ||
Makefile |