mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-10-04 18:40:42 +09:00
02ea538ce9
We have a requirement to wait a period of time before enabling the DDR controller Signed-off-by: Matthew McClintock <msm@freescale.com> Signed-off-by: Andy Fleming <afleming@freescale.com> |
||
---|---|---|
.. | ||
mpc8313erdb | ||
mpc8315erdb | ||
mpc8536ds | ||
mpc8569mds | ||
mpc8572ds | ||
mx31pdk | ||
p1_p2_rdb | ||
p1_p2_rdb_pc | ||
p1010rdb | ||
p1023rds | ||
common.c |