mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
6ac4d44806
Frequency requested by ddrphy_init_set_dfi_clk from fracpll uses MHZ()
macro, which expands the value provided to the Hz range without taking into
account the precise Hz setting. This causes the frequency of 266 MHz not ot
be found in the imx8mm_fracpll_tbl, since it is entered there with a
precise Hz value. This in turn causes the boot hang in SPL, as proper DDR
fracpll frequency cannot be determined.
Correct the value in imx8mm_fracpll_tbl to match the one expanded by
MHZ(266) macro, rounding it down to MHz range only.
Signed-off-by: Andrey Zhizhikin <andrey.zhizhikin@leica-geosystems.com>
Cc: Stefano Babic <sbabic@denx.de>
Cc: Fabio Estevam <festevam@gmail.com>
Cc: "NXP i.MX U-Boot Team" <uboot-imx@nxp.com>
Cc: Peng Fan <peng.fan@nxp.com>
Cc: Simon Glass <sjg@chromium.org>
Cc: Ye Li <ye.li@nxp.com>
Fixes:
|
||
|---|---|---|
| .. | ||
| clock_imx8mm.c | ||
| clock_imx8mq.c | ||
| clock_slice.c | ||
| imximage-8mm-lpddr4.cfg | ||
| imximage-8mn-ddr4.cfg | ||
| imximage-8mn-lpddr4.cfg | ||
| imximage-8mp-lpddr4.cfg | ||
| imximage.cfg | ||
| Kconfig | ||
| lowlevel_init.S | ||
| Makefile | ||
| soc.c | ||