mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
5972c57780
The rng is embedded in the SoC so enable it in the device tree universally, the use of it can be controlled by enabling/disabling at the device config level. Signed-off-by: Peter Robinson <pbrobinson@gmail.com> Cc: Kever Yang <kever.yang@rock-chips.com> Reviewed-by: Kever Yang<kever.yang@rock-chips.com>
53 lines
819 B
Plaintext
53 lines
819 B
Plaintext
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2019 Jagan Teki <jagan@amarulasolutions.com>
|
|
*/
|
|
|
|
#include "rk3399-u-boot.dtsi"
|
|
#include "rk3399-sdram-lpddr3-4GB-1600.dtsi"
|
|
|
|
/ {
|
|
chosen {
|
|
stdout-path = "serial2:1500000n8";
|
|
u-boot,spl-boot-order = "same-as-spl", &sdhci, &sdmmc;
|
|
};
|
|
};
|
|
|
|
&i2c0 {
|
|
u-boot,dm-pre-reloc;
|
|
};
|
|
|
|
&rk808 {
|
|
u-boot,dm-pre-reloc;
|
|
};
|
|
|
|
&tcphy1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&usbdrd3_1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&usbdrd_dwc3_1 {
|
|
dr_mode = "host";
|
|
status = "okay";
|
|
};
|
|
|
|
&vdd_center {
|
|
regulator-init-microvolt = <900000>;
|
|
};
|
|
|
|
&sdmmc {
|
|
u-boot,dm-pre-reloc;
|
|
bus-width = <4>;
|
|
cap-mmc-highspeed;
|
|
cap-sd-highspeed;
|
|
cd-gpios = <&gpio0 7 GPIO_ACTIVE_LOW>;
|
|
disable-wp;
|
|
max-frequency = <150000000>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&sdmmc_clk &sdmmc_cmd &sdmmc_bus4>;
|
|
status = "okay";
|
|
};
|