mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-07 13:23:20 +09:00
ARM: AM43xx: Change DDR3 Reset Value
The bit DDR3_RST_DEF_VAL inside CTRL_DDR_IO represents the default value of the ddr reset value for DDR3 before the EMIF takes over. We must have this bit set high so that on exit from DeepSleep0 within the kernel the reset line has the proper value. Signed-off-by: Dave Gerlach <d-gerlach@ti.com>
This commit is contained in:
parent
f84880f0f3
commit
b56b9a0884
@ -113,7 +113,7 @@ void config_ddr(unsigned int pll, const struct ctrl_ioregs *ioregs,
|
|||||||
writel(readl(&cm_device->cm_dll_ctrl) & ~0x1, &cm_device->cm_dll_ctrl);
|
writel(readl(&cm_device->cm_dll_ctrl) & ~0x1, &cm_device->cm_dll_ctrl);
|
||||||
while ((readl(&cm_device->cm_dll_ctrl) && CM_DLL_READYST) == 0)
|
while ((readl(&cm_device->cm_dll_ctrl) && CM_DLL_READYST) == 0)
|
||||||
;
|
;
|
||||||
writel(0x0, &ddrctrl->ddrioctrl);
|
writel(0x80000000, &ddrctrl->ddrioctrl);
|
||||||
|
|
||||||
config_io_ctrl(ioregs);
|
config_io_ctrl(ioregs);
|
||||||
|
|
||||||
|
Loading…
Reference in New Issue
Block a user