mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-08 19:23:56 +09:00
Merge branch 'at91' of git://git.denx.de/u-boot-atmel
This commit is contained in:
commit
34998cac2e
38
arch/arm/include/asm/arch-at91/at91_shdwn.h
Normal file
38
arch/arm/include/asm/arch-at91/at91_shdwn.h
Normal file
@ -0,0 +1,38 @@
|
|||||||
|
/*
|
||||||
|
* Copyright (C) 2010
|
||||||
|
* Reinhard Meyer, reinhard.meyer@emk-elektronik.de
|
||||||
|
*
|
||||||
|
* Shutdown Controller
|
||||||
|
* Based on AT91SAM9XE datasheet
|
||||||
|
*
|
||||||
|
* This program is free software; you can redistribute it and/or modify
|
||||||
|
* it under the terms of the GNU General Public License as published by
|
||||||
|
* the Free Software Foundation; either version 2 of the License, or
|
||||||
|
* (at your option) any later version.
|
||||||
|
*/
|
||||||
|
|
||||||
|
#ifndef AT91_SHDWN_H
|
||||||
|
#define AT91_SHDWN_H
|
||||||
|
|
||||||
|
#ifndef __ASSEMBLY__
|
||||||
|
|
||||||
|
struct at91_shdwn {
|
||||||
|
u32 cr; /* Control Rer. WO */
|
||||||
|
u32 mr; /* Mode Register RW 0x00000003 */
|
||||||
|
u32 sr; /* Status Register RO 0x00000000 */
|
||||||
|
};
|
||||||
|
|
||||||
|
#endif /* __ASSEMBLY__ */
|
||||||
|
|
||||||
|
#define AT91_SHDW_CR_KEY 0xa5000000
|
||||||
|
#define AT91_SHDW_CR_SHDW 0x00000001
|
||||||
|
|
||||||
|
#define AT91_SHDW_MR_RTTWKEN 0x00010000
|
||||||
|
#define AT91_SHDW_MR_CPTWK0 0x000000f0
|
||||||
|
#define AT91_SHDW_MR_WKMODE0H2L 0x00000002
|
||||||
|
#define AT91_SHDW_MR_WKMODE0L2H 0x00000001
|
||||||
|
|
||||||
|
#define AT91_SHDW_SR_RTTWK 0x00010000
|
||||||
|
#define AT91_SHDW_SR_WAKEUP0 0x00000001
|
||||||
|
|
||||||
|
#endif
|
@ -56,6 +56,7 @@
|
|||||||
#define AT91_PIO_BASE 0xfffff400
|
#define AT91_PIO_BASE 0xfffff400
|
||||||
#define AT91_PMC_BASE 0xfffffc00
|
#define AT91_PMC_BASE 0xfffffc00
|
||||||
#define AT91_RSTC_BASE 0xfffffd00
|
#define AT91_RSTC_BASE 0xfffffd00
|
||||||
|
#define AT91_SHDWN_BASE 0xfffffd10
|
||||||
#define AT91_RTT_BASE 0xfffffd20
|
#define AT91_RTT_BASE 0xfffffd20
|
||||||
#define AT91_PIT_BASE 0xfffffd30
|
#define AT91_PIT_BASE 0xfffffd30
|
||||||
#define AT91_WDT_BASE 0xfffffd40
|
#define AT91_WDT_BASE 0xfffffd40
|
||||||
|
@ -23,6 +23,7 @@
|
|||||||
#include <asm/arch/at91sam9260.h>
|
#include <asm/arch/at91sam9260.h>
|
||||||
#define AT91_BASE_MCI AT91SAM9260_BASE_MCI
|
#define AT91_BASE_MCI AT91SAM9260_BASE_MCI
|
||||||
#define AT91_BASE_SPI AT91SAM9260_BASE_SPI0
|
#define AT91_BASE_SPI AT91SAM9260_BASE_SPI0
|
||||||
|
#define AT91_BASE_SPI1 AT91SAM9260_BASE_SPI1
|
||||||
#define AT91_ID_UHP AT91SAM9260_ID_UHP
|
#define AT91_ID_UHP AT91SAM9260_ID_UHP
|
||||||
#define AT91_PMC_UHP AT91SAM926x_PMC_UHP
|
#define AT91_PMC_UHP AT91SAM926x_PMC_UHP
|
||||||
#elif defined(CONFIG_AT91SAM9261) || defined(CONFIG_AT91SAM9G10)
|
#elif defined(CONFIG_AT91SAM9261) || defined(CONFIG_AT91SAM9G10)
|
||||||
|
@ -31,5 +31,6 @@
|
|||||||
#define USART2_BASE AT91_USART2
|
#define USART2_BASE AT91_USART2
|
||||||
#define USART3_BASE (AT91_BASE_SYS + AT91_DBGU)
|
#define USART3_BASE (AT91_BASE_SYS + AT91_DBGU)
|
||||||
#define SPI0_BASE AT91_BASE_SPI
|
#define SPI0_BASE AT91_BASE_SPI
|
||||||
|
#define SPI1_BASE AT91_BASE_SPI1
|
||||||
|
|
||||||
#endif /* __ASM_ARM_ARCH_MEMORYMAP_H__ */
|
#endif /* __ASM_ARM_ARCH_MEMORYMAP_H__ */
|
||||||
|
Loading…
Reference in New Issue
Block a user