2016-09-27 00:09:26 +09:00
|
|
|
config ARCH_LS1012A
|
|
|
|
bool "Freescale Layerscape LS1012A SoC"
|
|
|
|
select SYS_FSL_MMDC
|
2016-09-27 00:09:27 +09:00
|
|
|
select SYS_FSL_ERRATUM_A010315
|
|
|
|
|
|
|
|
config ARCH_LS1043A
|
|
|
|
bool "Freescale Layerscape LS1043A SoC"
|
|
|
|
select SYS_FSL_ERRATUM_A010315
|
2016-09-29 13:42:44 +09:00
|
|
|
select SYS_FSL_ERRATUM_A010539
|
2016-09-27 00:09:26 +09:00
|
|
|
|
2016-09-27 00:09:24 +09:00
|
|
|
config ARCH_LS1046A
|
|
|
|
bool "Freescale Layerscape LS1046A SoC"
|
2016-09-29 13:42:44 +09:00
|
|
|
select SYS_FSL_ERRATUM_A010539
|
2016-09-27 00:09:26 +09:00
|
|
|
|
|
|
|
config SYS_FSL_MMDC
|
|
|
|
bool "Freescale Multi Mode DDR Controller"
|
2016-09-27 00:09:27 +09:00
|
|
|
|
|
|
|
config SYS_FSL_ERRATUM_A010315
|
|
|
|
bool "Workaround for PCIe erratum A010315"
|
2016-09-29 13:42:44 +09:00
|
|
|
|
|
|
|
config SYS_FSL_ERRATUM_A010539
|
|
|
|
bool "Workaround for PIN MUX erratum A010539"
|