2012-10-07 20:36:06 +09:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2012 Lucas Stach
|
|
|
|
*
|
2013-07-08 16:37:19 +09:00
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
2012-10-07 20:36:06 +09:00
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
|
|
|
#include <asm/arch/clock.h>
|
|
|
|
#include <asm/arch/funcmux.h>
|
|
|
|
#include <asm/arch/pinmux.h>
|
2015-08-06 07:47:00 +09:00
|
|
|
#include <asm/arch-tegra/ap.h>
|
2012-10-07 20:36:06 +09:00
|
|
|
#include <asm/arch-tegra/board.h>
|
2015-08-06 07:47:00 +09:00
|
|
|
#include <asm/arch-tegra/tegra.h>
|
2015-03-26 09:31:53 +09:00
|
|
|
#include <asm/gpio.h>
|
2015-08-06 07:47:00 +09:00
|
|
|
#include <asm/io.h>
|
|
|
|
|
|
|
|
int arch_misc_init(void)
|
|
|
|
{
|
|
|
|
if (readl(NV_PA_BASE_SRAM + NVBOOTINFOTABLE_BOOTTYPE) ==
|
|
|
|
NVBOOTTYPE_RECOVERY)
|
|
|
|
printf("USB recovery mode\n");
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
2012-10-07 20:36:06 +09:00
|
|
|
|
|
|
|
#ifdef CONFIG_TEGRA_MMC
|
2013-02-21 21:31:30 +09:00
|
|
|
/*
|
|
|
|
* Routine: pin_mux_mmc
|
|
|
|
* Description: setup the pin muxes/tristate values for the SDMMC(s)
|
|
|
|
*/
|
|
|
|
void pin_mux_mmc(void)
|
2012-10-07 20:36:06 +09:00
|
|
|
{
|
|
|
|
funcmux_select(PERIPH_ID_SDMMC4, FUNCMUX_SDMMC4_ATB_GMA_4_BIT);
|
2014-03-22 03:28:58 +09:00
|
|
|
pinmux_tristate_disable(PMUX_PINGRP_GMB);
|
2012-10-07 20:36:06 +09:00
|
|
|
}
|
|
|
|
#endif
|
2015-03-26 09:31:53 +09:00
|
|
|
|
|
|
|
#ifdef CONFIG_TEGRA_NAND
|
|
|
|
void pin_mux_nand(void)
|
|
|
|
{
|
|
|
|
funcmux_select(PERIPH_ID_NDFLASH, FUNCMUX_NDFLASH_KBC_8_BIT);
|
2015-03-27 09:31:45 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* configure pingroup ATC to something unrelated to
|
|
|
|
* avoid ATC overriding KBC
|
|
|
|
*/
|
|
|
|
pinmux_set_func(PMUX_PINGRP_ATC, PMUX_FUNC_GMI);
|
2015-03-26 09:31:53 +09:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef CONFIG_USB_EHCI_TEGRA
|
|
|
|
void pin_mux_usb(void)
|
|
|
|
{
|
|
|
|
/* module internal USB bus to connect ethernet chipset */
|
|
|
|
funcmux_select(PERIPH_ID_USB2, FUNCMUX_USB2_ULPI);
|
|
|
|
|
|
|
|
/* ULPI reference clock output */
|
|
|
|
pinmux_set_func(PMUX_PINGRP_CDEV2, PMUX_FUNC_PLLP_OUT4);
|
|
|
|
pinmux_tristate_disable(PMUX_PINGRP_CDEV2);
|
|
|
|
|
|
|
|
/* PHY reset GPIO */
|
|
|
|
pinmux_tristate_disable(PMUX_PINGRP_UAC);
|
|
|
|
|
|
|
|
/* VBus GPIO */
|
|
|
|
pinmux_tristate_disable(PMUX_PINGRP_DTE);
|
|
|
|
|
2015-03-26 10:17:07 +09:00
|
|
|
/* Reset ASIX using LAN_RESET */
|
|
|
|
gpio_request(GPIO_PV4, "LAN_RESET");
|
|
|
|
gpio_direction_output(GPIO_PV4, 0);
|
|
|
|
pinmux_tristate_disable(PMUX_PINGRP_GPV);
|
|
|
|
udelay(5);
|
|
|
|
gpio_set_value(GPIO_PV4, 1);
|
|
|
|
|
|
|
|
/* USBH_PEN: USB 1 aka Tegra USB port 3 VBus */
|
2015-03-26 09:31:53 +09:00
|
|
|
pinmux_tristate_disable(PMUX_PINGRP_SPIG);
|
|
|
|
}
|
|
|
|
#endif
|
2015-08-06 07:47:02 +09:00
|
|
|
|
|
|
|
#ifdef CONFIG_VIDEO_TEGRA
|
|
|
|
/*
|
|
|
|
* Routine: pin_mux_display
|
|
|
|
* Description: setup the pin muxes/tristate values for the LCD interface)
|
|
|
|
*/
|
|
|
|
void pin_mux_display(void)
|
|
|
|
{
|
|
|
|
/*
|
|
|
|
* Manually untristate BL_ON (PT4 - SODIMM 71) as specified through
|
|
|
|
* device-tree
|
|
|
|
*/
|
|
|
|
pinmux_tristate_disable(PMUX_PINGRP_DTA);
|
|
|
|
|
|
|
|
pinmux_set_func(PMUX_PINGRP_SDC, PMUX_FUNC_PWM);
|
|
|
|
pinmux_tristate_disable(PMUX_PINGRP_SDC);
|
|
|
|
}
|
|
|
|
#endif
|