2013-01-28 22:32:10 +09:00
|
|
|
/*
|
|
|
|
|
* Copyright (c) 2010-2013, NVIDIA CORPORATION. All rights reserved.
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
|
* under the terms and conditions of the GNU General Public License,
|
|
|
|
|
* version 2, as published by the Free Software Foundation.
|
|
|
|
|
*
|
|
|
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
|
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
|
|
|
* more details.
|
|
|
|
|
*
|
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/* Tegra114 pin multiplexing functions */
|
|
|
|
|
|
|
|
|
|
#include <common.h>
|
|
|
|
|
#include <asm/io.h>
|
|
|
|
|
#include <asm/arch/pinmux.h>
|
|
|
|
|
|
|
|
|
|
/* Convenient macro for defining pin group properties */
|
|
|
|
|
#define PIN(pg_name, vdd, f0, f1, f2, f3, iod) \
|
|
|
|
|
{ \
|
|
|
|
|
.funcs = { \
|
|
|
|
|
PMUX_FUNC_ ## f0, \
|
|
|
|
|
PMUX_FUNC_ ## f1, \
|
|
|
|
|
PMUX_FUNC_ ## f2, \
|
|
|
|
|
PMUX_FUNC_ ## f3, \
|
|
|
|
|
}, \
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Input and output pins */
|
|
|
|
|
#define PINI(pg_name, vdd, f0, f1, f2, f3) \
|
|
|
|
|
PIN(pg_name, vdd, f0, f1, f2, f3, INPUT)
|
|
|
|
|
#define PINO(pg_name, vdd, f0, f1, f2, f3) \
|
|
|
|
|
PIN(pg_name, vdd, f0, f1, f2, f3, OUTPUT)
|
|
|
|
|
|
2013-03-02 06:38:20 +09:00
|
|
|
/* A pin group number which is not used */
|
|
|
|
|
#define PIN_RESERVED \
|
|
|
|
|
PIN(NONE, NONE, INVALID, INVALID, INVALID, INVALID, NONE)
|
|
|
|
|
|
2014-03-22 03:28:56 +09:00
|
|
|
static const struct pmux_pingrp_desc tegra114_pingroups[PMUX_PINGRP_COUNT] = {
|
2013-01-28 22:32:10 +09:00
|
|
|
/* NAME VDD f0 f1 f2 f3 */
|
|
|
|
|
PINI(ULPI_DATA0, BB, SPI3, HSI, UARTA, ULPI),
|
|
|
|
|
PINI(ULPI_DATA1, BB, SPI3, HSI, UARTA, ULPI),
|
|
|
|
|
PINI(ULPI_DATA2, BB, SPI3, HSI, UARTA, ULPI),
|
|
|
|
|
PINI(ULPI_DATA3, BB, SPI3, HSI, UARTA, ULPI),
|
|
|
|
|
PINI(ULPI_DATA4, BB, SPI2, HSI, UARTA, ULPI),
|
|
|
|
|
PINI(ULPI_DATA5, BB, SPI2, HSI, UARTA, ULPI),
|
|
|
|
|
PINI(ULPI_DATA6, BB, SPI2, HSI, UARTA, ULPI),
|
|
|
|
|
PINI(ULPI_DATA7, BB, SPI2, HSI, UARTA, ULPI),
|
|
|
|
|
PINI(ULPI_CLK, BB, SPI1, SPI5, UARTD, ULPI),
|
|
|
|
|
PINI(ULPI_DIR, BB, SPI1, SPI5, UARTD, ULPI),
|
|
|
|
|
PINI(ULPI_NXT, BB, SPI1, SPI5, UARTD, ULPI),
|
|
|
|
|
PINI(ULPI_STP, BB, SPI1, SPI5, UARTD, ULPI),
|
|
|
|
|
PINI(DAP3_FS, BB, I2S2, SPI5, DISPA, DISPB),
|
|
|
|
|
PINI(DAP3_DIN, BB, I2S2, SPI5, DISPA, DISPB),
|
|
|
|
|
PINI(DAP3_DOUT, BB, I2S2, SPI5, DISPA, DISPB),
|
|
|
|
|
PINI(DAP3_SCLK, BB, I2S2, SPI5, DISPA, DISPB),
|
|
|
|
|
PINI(GPIO_PV0, BB, USB, RSVD2, RSVD3, RSVD4),
|
|
|
|
|
PINI(GPIO_PV1, BB, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
|
|
|
PINI(SDMMC1_CLK, SDMMC1, SDMMC1, CLK12, RSVD3, RSVD4),
|
|
|
|
|
PINI(SDMMC1_CMD, SDMMC1, SDMMC1, SPDIF, SPI4, UARTA),
|
|
|
|
|
PINI(SDMMC1_DAT3, SDMMC1, SDMMC1, SPDIF, SPI4, UARTA),
|
|
|
|
|
PINI(SDMMC1_DAT2, SDMMC1, SDMMC1, PWM0, SPI4, UARTA),
|
|
|
|
|
PINI(SDMMC1_DAT1, SDMMC1, SDMMC1, PWM1, SPI4, UARTA),
|
|
|
|
|
PINI(SDMMC1_DAT0, SDMMC1, SDMMC1, RSVD2, SPI4, UARTA),
|
2013-03-02 06:38:20 +09:00
|
|
|
PIN_RESERVED, /* Reserved by t114: 0x3060 - 0x3064 */
|
|
|
|
|
PIN_RESERVED,
|
2013-01-28 22:32:10 +09:00
|
|
|
PINI(CLK2_OUT, SDMMC1, EXTPERIPH2, RSVD2, RSVD3, RSVD4),
|
|
|
|
|
PINI(CLK2_REQ, SDMMC1, DAP, RSVD2, RSVD3, RSVD4),
|
2013-03-02 06:38:20 +09:00
|
|
|
PIN_RESERVED, /* Reserved by t114: 0x3070 - 0x310c */
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
2013-01-28 22:32:10 +09:00
|
|
|
PINI(HDMI_INT, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
|
|
|
PINI(DDC_SCL, LCD, I2C4, RSVD2, RSVD3, RSVD4),
|
|
|
|
|
PINI(DDC_SDA, LCD, I2C4, RSVD2, RSVD3, RSVD4),
|
2013-03-02 06:38:20 +09:00
|
|
|
PIN_RESERVED, /* Reserved by t114: 0x311c - 0x3160 */
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
2013-01-28 22:32:10 +09:00
|
|
|
PINI(UART2_RXD, UART, UARTB, SPDIF, UARTA, SPI4),
|
|
|
|
|
PINI(UART2_TXD, UART, UARTB, SPDIF, UARTA, SPI4),
|
|
|
|
|
PINI(UART2_RTS_N, UART, UARTA, UARTB, RSVD3, SPI4),
|
|
|
|
|
PINI(UART2_CTS_N, UART, UARTA, UARTB, RSVD3, SPI4),
|
|
|
|
|
PINI(UART3_TXD, UART, UARTC, RSVD2, RSVD3, SPI4),
|
|
|
|
|
PINI(UART3_RXD, UART, UARTC, RSVD2, RSVD3, SPI4),
|
|
|
|
|
PINI(UART3_CTS_N, UART, UARTC, SDMMC1, DTV, SPI4),
|
|
|
|
|
PINI(UART3_RTS_N, UART, UARTC, PWM0, DTV, DISPA),
|
|
|
|
|
PINI(GPIO_PU0, UART, OWR, UARTA, RSVD3, RSVD4),
|
|
|
|
|
PINI(GPIO_PU1, UART, RSVD1, UARTA, RSVD3, RSVD4),
|
|
|
|
|
PINI(GPIO_PU2, UART, RSVD1, UARTA, RSVD3, RSVD4),
|
|
|
|
|
PINI(GPIO_PU3, UART, PWM0, UARTA, DISPA, DISPB),
|
|
|
|
|
PINI(GPIO_PU4, UART, PWM1, UARTA, DISPA, DISPB),
|
|
|
|
|
PINI(GPIO_PU5, UART, PWM2, UARTA, DISPA, DISPB),
|
|
|
|
|
PINI(GPIO_PU6, UART, PWM3, UARTA, USB, DISPB),
|
|
|
|
|
PINI(GEN1_I2C_SDA, UART, I2C1, RSVD2, RSVD3, RSVD4),
|
|
|
|
|
PINI(GEN1_I2C_SCL, UART, I2C1, RSVD2, RSVD3, RSVD4),
|
|
|
|
|
PINI(DAP4_FS, UART, I2S3, RSVD2, DTV, RSVD4),
|
|
|
|
|
PINI(DAP4_DIN, UART, I2S3, RSVD2, RSVD3, RSVD4),
|
|
|
|
|
PINI(DAP4_DOUT, UART, I2S3, RSVD2, DTV, RSVD4),
|
|
|
|
|
PINI(DAP4_SCLK, UART, I2S3, RSVD2, RSVD3, RSVD4),
|
|
|
|
|
PINI(CLK3_OUT, UART, EXTPERIPH3, RSVD2, RSVD3, RSVD4),
|
|
|
|
|
PINI(CLK3_REQ, UART, DEV3, RSVD2, RSVD3, RSVD4),
|
|
|
|
|
PINI(GMI_WP_N, GMI, RSVD1, NAND, GMI, GMI_ALT),
|
|
|
|
|
PINI(GMI_IORDY, GMI, SDMMC2, RSVD2, GMI, TRACE),
|
|
|
|
|
PINI(GMI_WAIT, GMI, SPI4, NAND, GMI, DTV),
|
|
|
|
|
PINI(GMI_ADV_N, GMI, RSVD1, NAND, GMI, TRACE),
|
|
|
|
|
PINI(GMI_CLK, GMI, SDMMC2, NAND, GMI, TRACE),
|
|
|
|
|
PINI(GMI_CS0_N, GMI, RSVD1, NAND, GMI, USB),
|
|
|
|
|
PINI(GMI_CS1_N, GMI, RSVD1, NAND, GMI, SOC),
|
|
|
|
|
PINI(GMI_CS2_N, GMI, SDMMC2, NAND, GMI, TRACE),
|
|
|
|
|
PINI(GMI_CS3_N, GMI, SDMMC2, NAND, GMI, GMI_ALT),
|
|
|
|
|
PINI(GMI_CS4_N, GMI, USB, NAND, GMI, TRACE),
|
|
|
|
|
PINI(GMI_CS6_N, GMI, NAND, NAND_ALT, GMI, SPI4),
|
|
|
|
|
PINI(GMI_CS7_N, GMI, NAND, NAND_ALT, GMI, SDMMC2),
|
|
|
|
|
PINI(GMI_AD0, GMI, RSVD1, NAND, GMI, RSVD4),
|
|
|
|
|
PINI(GMI_AD1, GMI, RSVD1, NAND, GMI, RSVD4),
|
|
|
|
|
PINI(GMI_AD2, GMI, RSVD1, NAND, GMI, RSVD4),
|
|
|
|
|
PINI(GMI_AD3, GMI, RSVD1, NAND, GMI, RSVD4),
|
|
|
|
|
PINI(GMI_AD4, GMI, RSVD1, NAND, GMI, RSVD4),
|
|
|
|
|
PINI(GMI_AD5, GMI, RSVD1, NAND, GMI, SPI4),
|
|
|
|
|
PINI(GMI_AD6, GMI, RSVD1, NAND, GMI, SPI4),
|
|
|
|
|
PINI(GMI_AD7, GMI, RSVD1, NAND, GMI, SPI4),
|
|
|
|
|
PINI(GMI_AD8, GMI, PWM0, NAND, GMI, DTV),
|
|
|
|
|
PINI(GMI_AD9, GMI, PWM1, NAND, GMI, CLDVFS),
|
|
|
|
|
PINI(GMI_AD10, GMI, PWM2, NAND, GMI, CLDVFS),
|
|
|
|
|
PINI(GMI_AD11, GMI, PWM3, NAND, GMI, USB),
|
|
|
|
|
PINI(GMI_AD12, GMI, SDMMC2, NAND, GMI, RSVD4),
|
|
|
|
|
PINI(GMI_AD13, GMI, SDMMC2, NAND, GMI, RSVD4),
|
|
|
|
|
PINI(GMI_AD14, GMI, SDMMC2, NAND, GMI, DTV),
|
|
|
|
|
PINI(GMI_AD15, GMI, SDMMC2, NAND, GMI, DTV),
|
|
|
|
|
PINI(GMI_A16, GMI, UARTD, TRACE, GMI, GMI_ALT),
|
|
|
|
|
PINI(GMI_A17, GMI, UARTD, RSVD2, GMI, TRACE),
|
|
|
|
|
PINI(GMI_A18, GMI, UARTD, RSVD2, GMI, TRACE),
|
|
|
|
|
PINI(GMI_A19, GMI, UARTD, SPI4, GMI, TRACE),
|
|
|
|
|
PINI(GMI_WR_N, GMI, RSVD1, NAND, GMI, SPI4),
|
|
|
|
|
PINI(GMI_OE_N, GMI, RSVD1, NAND, GMI, SOC),
|
|
|
|
|
PINI(GMI_DQS, GMI, SDMMC2, NAND, GMI, TRACE),
|
|
|
|
|
PINI(GMI_RST_N, GMI, NAND, NAND_ALT, GMI, RSVD4),
|
|
|
|
|
PINI(GEN2_I2C_SCL, GMI, I2C2, RSVD2, GMI, RSVD4),
|
|
|
|
|
PINI(GEN2_I2C_SDA, GMI, I2C2, RSVD2, GMI, RSVD4),
|
|
|
|
|
PINI(SDMMC4_CLK, SDMMC4, SDMMC4, RSVD2, GMI, RSVD4),
|
|
|
|
|
PINI(SDMMC4_CMD, SDMMC4, SDMMC4, RSVD2, GMI, RSVD4),
|
|
|
|
|
PINI(SDMMC4_DAT0, SDMMC4, SDMMC4, SPI3, GMI, RSVD4),
|
|
|
|
|
PINI(SDMMC4_DAT1, SDMMC4, SDMMC4, SPI3, GMI, RSVD4),
|
|
|
|
|
PINI(SDMMC4_DAT2, SDMMC4, SDMMC4, SPI3, GMI, RSVD4),
|
|
|
|
|
PINI(SDMMC4_DAT3, SDMMC4, SDMMC4, SPI3, GMI, RSVD4),
|
|
|
|
|
PINI(SDMMC4_DAT4, SDMMC4, SDMMC4, SPI3, GMI, RSVD4),
|
|
|
|
|
PINI(SDMMC4_DAT5, SDMMC4, SDMMC4, SPI3, GMI, RSVD4),
|
|
|
|
|
PINI(SDMMC4_DAT6, SDMMC4, SDMMC4, SPI3, GMI, RSVD4),
|
|
|
|
|
PINI(SDMMC4_DAT7, SDMMC4, SDMMC4, RSVD2, GMI, RSVD4),
|
2013-03-02 06:38:20 +09:00
|
|
|
PIN_RESERVED, /* Reserved by t114: 0x3280 */
|
2013-03-14 07:00:54 +09:00
|
|
|
PINI(CAM_MCLK, CAM, VI, VI_ALT1, VI_ALT3, RSVD4),
|
2013-01-28 22:32:10 +09:00
|
|
|
PINI(GPIO_PCC1, CAM, I2S4, RSVD2, RSVD3, RSVD4),
|
|
|
|
|
PINI(GPIO_PBB0, CAM, I2S4, VI, VI_ALT1, VI_ALT3),
|
|
|
|
|
PINI(CAM_I2C_SCL, CAM, VGP1, I2C3, RSVD3, RSVD4),
|
|
|
|
|
PINI(CAM_I2C_SDA, CAM, VGP2, I2C3, RSVD3, RSVD4),
|
|
|
|
|
PINI(GPIO_PBB3, CAM, VGP3, DISPA, DISPB, RSVD4),
|
|
|
|
|
PINI(GPIO_PBB4, CAM, VGP4, DISPA, DISPB, RSVD4),
|
|
|
|
|
PINI(GPIO_PBB5, CAM, VGP5, DISPA, DISPB, RSVD4),
|
|
|
|
|
PINI(GPIO_PBB6, CAM, VGP6, DISPA, DISPB, RSVD4),
|
|
|
|
|
PINI(GPIO_PBB7, CAM, I2S4, RSVD2, RSVD3, RSVD4),
|
|
|
|
|
PINI(GPIO_PCC2, CAM, I2S4, RSVD2, RSVD3, RSVD4),
|
|
|
|
|
PINI(JTAG_RTCK, SYS, RTCK, RSVD2, RSVD3, RSVD4),
|
|
|
|
|
PINI(PWR_I2C_SCL, SYS, I2CPWR, RSVD2, RSVD3, RSVD4),
|
|
|
|
|
PINI(PWR_I2C_SDA, SYS, I2CPWR, RSVD2, RSVD3, RSVD4),
|
|
|
|
|
PINI(KB_ROW0, SYS, KBC, RSVD2, DTV, RSVD4),
|
|
|
|
|
PINI(KB_ROW1, SYS, KBC, RSVD2, DTV, RSVD4),
|
|
|
|
|
PINI(KB_ROW2, SYS, KBC, RSVD2, DTV, SOC),
|
|
|
|
|
PINI(KB_ROW3, SYS, KBC, DISPA, RSVD3, DISPB),
|
|
|
|
|
PINI(KB_ROW4, SYS, KBC, DISPA, SPI2, DISPB),
|
|
|
|
|
PINI(KB_ROW5, SYS, KBC, DISPA, SPI2, DISPB),
|
|
|
|
|
PINI(KB_ROW6, SYS, KBC, DISPA, RSVD3, DISPB),
|
|
|
|
|
PINI(KB_ROW7, SYS, KBC, RSVD2, CLDVFS, UARTA),
|
|
|
|
|
PINI(KB_ROW8, SYS, KBC, RSVD2, RSVD3, UARTA),
|
|
|
|
|
PINI(KB_ROW9, SYS, KBC, RSVD2, RSVD3, UARTA),
|
|
|
|
|
PINI(KB_ROW10, SYS, KBC, RSVD2, RSVD3, UARTA),
|
2013-03-02 06:38:20 +09:00
|
|
|
PIN_RESERVED, /* Reserved by t114: 0x32e8 - 0x32f8 */
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
2013-01-28 22:32:10 +09:00
|
|
|
PINI(KB_COL0, SYS, KBC, USB, SPI2, EMC_DLL),
|
|
|
|
|
PINI(KB_COL1, SYS, KBC, RSVD2, SPI2, EMC_DLL),
|
|
|
|
|
PINI(KB_COL2, SYS, KBC, RSVD2, SPI2, RSVD4),
|
|
|
|
|
PINI(KB_COL3, SYS, KBC, DISPA, PWM2, UARTA),
|
|
|
|
|
PINI(KB_COL4, SYS, KBC, OWR, SDMMC3, UARTA),
|
|
|
|
|
PINI(KB_COL5, SYS, KBC, RSVD2, SDMMC1, RSVD4),
|
|
|
|
|
PINI(KB_COL6, SYS, KBC, RSVD2, SPI2, RSVD4),
|
|
|
|
|
PINI(KB_COL7, SYS, KBC, RSVD2, SPI2, RSVD4),
|
|
|
|
|
PINI(CLK_32K_OUT, SYS, BLINK, SOC, RSVD3, RSVD4),
|
|
|
|
|
PINI(SYS_CLK_REQ, SYS, SYSCLK, RSVD2, RSVD3, RSVD4),
|
|
|
|
|
PINI(CORE_PWR_REQ, SYS, PWRON, RSVD2, RSVD3, RSVD4),
|
|
|
|
|
PINI(CPU_PWR_REQ, SYS, CPU, RSVD2, RSVD3, RSVD4),
|
|
|
|
|
PINI(PWR_INT_N, SYS, PMI, RSVD2, RSVD3, RSVD4),
|
|
|
|
|
PINI(CLK_32K_IN, SYS, CLK, RSVD2, RSVD3, RSVD4),
|
|
|
|
|
PINI(OWR, SYS, OWR, RSVD2, RSVD3, RSVD4),
|
|
|
|
|
PINI(DAP1_FS, AUDIO, I2S0, HDA, GMI, RSVD4),
|
|
|
|
|
PINI(DAP1_DIN, AUDIO, I2S0, HDA, GMI, RSVD4),
|
|
|
|
|
PINI(DAP1_DOUT, AUDIO, I2S0, HDA, GMI, RSVD4),
|
|
|
|
|
PINI(DAP1_SCLK, AUDIO, I2S0, HDA, GMI, RSVD4),
|
|
|
|
|
PINI(CLK1_REQ, AUDIO, DAP, DAP1, RSVD3, RSVD4),
|
|
|
|
|
PINI(CLK1_OUT, AUDIO, EXTPERIPH1, DAP2, RSVD3, RSVD4),
|
|
|
|
|
PINI(SPDIF_IN, AUDIO, SPDIF, USB, RSVD3, RSVD4),
|
|
|
|
|
PINI(SPDIF_OUT, AUDIO, SPDIF, RSVD2, RSVD3, RSVD4),
|
|
|
|
|
PINI(DAP2_FS, AUDIO, I2S1, HDA, RSVD3, RSVD4),
|
|
|
|
|
PINI(DAP2_DIN, AUDIO, I2S1, HDA, RSVD3, RSVD4),
|
|
|
|
|
PINI(DAP2_DOUT, AUDIO, I2S1, HDA, RSVD3, RSVD4),
|
|
|
|
|
PINI(DAP2_SCLK, AUDIO, I2S1, HDA, RSVD3, RSVD4),
|
2013-03-02 06:38:20 +09:00
|
|
|
PINI(DVFS_PWM, AUDIO, SPI6, CLDVFS, RSVD3, RSVD4),
|
|
|
|
|
PINI(GPIO_X1_AUD, AUDIO, SPI6, RSVD2, RSVD3, RSVD4),
|
|
|
|
|
PINI(GPIO_X3_AUD, AUDIO, SPI6, SPI1, RSVD3, RSVD4),
|
|
|
|
|
PINI(DVFS_CLK, AUDIO, SPI6, CLDVFS, RSVD3, RSVD4),
|
|
|
|
|
PINI(GPIO_X4_AUD, AUDIO, RSVD1, SPI1, SPI2, DAP2),
|
|
|
|
|
PINI(GPIO_X5_AUD, AUDIO, RSVD1, SPI1, SPI2, RSVD4),
|
|
|
|
|
PINI(GPIO_X6_AUD, AUDIO, SPI6, SPI1, SPI2, RSVD4),
|
|
|
|
|
PINI(GPIO_X7_AUD, AUDIO, RSVD1, SPI1, SPI2, RSVD4),
|
|
|
|
|
PIN_RESERVED, /* Reserved by t114: 0x3388 - 0x338c */
|
|
|
|
|
PIN_RESERVED,
|
2013-01-28 22:32:10 +09:00
|
|
|
PINI(SDMMC3_CLK, SDMMC3, SDMMC3, RSVD2, RSVD3, SPI3),
|
|
|
|
|
PINI(SDMMC3_CMD, SDMMC3, SDMMC3, PWM3, UARTA, SPI3),
|
|
|
|
|
PINI(SDMMC3_DAT0, SDMMC3, SDMMC3, RSVD2, RSVD3, SPI3),
|
|
|
|
|
PINI(SDMMC3_DAT1, SDMMC3, SDMMC3, PWM2, UARTA, SPI3),
|
|
|
|
|
PINI(SDMMC3_DAT2, SDMMC3, SDMMC3, PWM1, DISPA, SPI3),
|
|
|
|
|
PINI(SDMMC3_DAT3, SDMMC3, SDMMC3, PWM0, DISPB, SPI3),
|
2013-03-02 06:38:20 +09:00
|
|
|
PIN_RESERVED, /* Reserved by t114: 0x33a8 - 0x33dc */
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
|
|
|
|
PIN_RESERVED,
|
2013-01-28 22:32:10 +09:00
|
|
|
PINI(HDMI_CEC, SYS, CEC, SDMMC3, RSVD3, SOC),
|
|
|
|
|
PINI(SDMMC1_WP_N, SDMMC1, SDMMC1, CLK12, SPI4, UARTA),
|
2013-03-02 06:38:20 +09:00
|
|
|
PINI(SDMMC3_CD_N, SYS, SDMMC3, OWR, RSVD3, RSVD4),
|
|
|
|
|
PINI(GPIO_W2_AUD, AUDIO, SPI6, RSVD2, SPI2, I2C1),
|
|
|
|
|
PINI(GPIO_W3_AUD, AUDIO, SPI6, SPI1, SPI2, I2C1),
|
|
|
|
|
PINI(USB_VBUS_EN0, LCD, USB, RSVD2, RSVD3, RSVD4),
|
|
|
|
|
PINI(USB_VBUS_EN1, LCD, USB, RSVD2, RSVD3, RSVD4),
|
2013-01-28 22:32:10 +09:00
|
|
|
PINI(SDMMC3_CLK_LB_IN, SDMMC3, SDMMC3, RSVD2, RSVD3, RSVD4),
|
2013-03-02 06:38:20 +09:00
|
|
|
PINI(SDMMC3_CLK_LB_OUT, SDMMC3, SDMMC3, RSVD2, RSVD3, RSVD4),
|
|
|
|
|
PIN_RESERVED, /* Reserved by t114: 0x3404 */
|
2013-01-28 22:32:10 +09:00
|
|
|
PINO(RESET_OUT_N, SYS, RSVD1, RSVD2, RSVD3, RESET_OUT_N),
|
|
|
|
|
};
|
2014-03-22 03:28:56 +09:00
|
|
|
const struct pmux_pingrp_desc *tegra_soc_pingroups = tegra114_pingroups;
|
