2018-05-07 06:58:06 +09:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2006-12-07 22:13:15 +09:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2006 Freescale Semiconductor, Inc.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __CONFIG_H
|
|
|
|
#define __CONFIG_H
|
|
|
|
|
|
|
|
/*
|
|
|
|
* High Level Configuration Options
|
|
|
|
*/
|
|
|
|
#define CONFIG_E300 1 /* E300 family */
|
2010-10-06 16:05:45 +09:00
|
|
|
|
2006-12-07 22:13:15 +09:00
|
|
|
/*
|
|
|
|
* System IO Config
|
|
|
|
*/
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_SICRL 0x00000000
|
2006-12-07 22:13:15 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* DDR Setup
|
|
|
|
*/
|
2019-01-21 17:18:15 +09:00
|
|
|
#define CONFIG_SYS_SDRAM_BASE 0x00000000 /* DDR is system memory */
|
2011-10-12 13:57:13 +09:00
|
|
|
#define CONFIG_SYS_DDRCDR 0x73000002 /* DDR II voltage is 1.8V */
|
2006-12-07 22:13:15 +09:00
|
|
|
|
|
|
|
#undef CONFIG_SPD_EEPROM
|
|
|
|
#if defined(CONFIG_SPD_EEPROM)
|
|
|
|
/* Determine DDR configuration from I2C interface
|
|
|
|
*/
|
|
|
|
#define SPD_EEPROM_ADDRESS 0x51 /* DDR SODIMM */
|
|
|
|
#else
|
|
|
|
/* Manually set up DDR parameters
|
|
|
|
*/
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_DDR_SIZE 128 /* MB */
|
2011-10-12 13:57:29 +09:00
|
|
|
#define CONFIG_SYS_DDR_CS0_CONFIG (CSCONFIG_EN \
|
|
|
|
| CSCONFIG_AP \
|
|
|
|
| CSCONFIG_ODT_WR_CFG \
|
|
|
|
| CSCONFIG_ROW_BIT_13 \
|
|
|
|
| CSCONFIG_COL_BIT_10)
|
|
|
|
/* 0x80840102 */
|
|
|
|
#define CONFIG_SYS_DDR_TIMING_0 ((0 << TIMING_CFG0_RWT_SHIFT) \
|
|
|
|
| (0 << TIMING_CFG0_WRT_SHIFT) \
|
|
|
|
| (0 << TIMING_CFG0_RRT_SHIFT) \
|
|
|
|
| (0 << TIMING_CFG0_WWT_SHIFT) \
|
|
|
|
| (2 << TIMING_CFG0_ACT_PD_EXIT_SHIFT) \
|
|
|
|
| (2 << TIMING_CFG0_PRE_PD_EXIT_SHIFT) \
|
|
|
|
| (8 << TIMING_CFG0_ODT_PD_EXIT_SHIFT) \
|
|
|
|
| (2 << TIMING_CFG0_MRS_CYC_SHIFT))
|
|
|
|
/* 0x00220802 */
|
|
|
|
#define CONFIG_SYS_DDR_TIMING_1 ((3 << TIMING_CFG1_PRETOACT_SHIFT) \
|
|
|
|
| (9 << TIMING_CFG1_ACTTOPRE_SHIFT) \
|
|
|
|
| (3 << TIMING_CFG1_ACTTORW_SHIFT) \
|
|
|
|
| (5 << TIMING_CFG1_CASLAT_SHIFT) \
|
|
|
|
| (13 << TIMING_CFG1_REFREC_SHIFT) \
|
|
|
|
| (3 << TIMING_CFG1_WRREC_SHIFT) \
|
|
|
|
| (2 << TIMING_CFG1_ACTTOACT_SHIFT) \
|
|
|
|
| (2 << TIMING_CFG1_WRTORD_SHIFT))
|
|
|
|
/* 0x3935D322 */
|
|
|
|
#define CONFIG_SYS_DDR_TIMING_2 ((0 << TIMING_CFG2_ADD_LAT_SHIFT) \
|
|
|
|
| (31 << TIMING_CFG2_CPO_SHIFT) \
|
|
|
|
| (2 << TIMING_CFG2_WR_LAT_DELAY_SHIFT) \
|
|
|
|
| (2 << TIMING_CFG2_RD_TO_PRE_SHIFT) \
|
|
|
|
| (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) \
|
|
|
|
| (3 << TIMING_CFG2_CKE_PLS_SHIFT) \
|
|
|
|
| (10 << TIMING_CFG2_FOUR_ACT_SHIFT))
|
|
|
|
/* 0x0F9048CA */
|
2011-10-12 13:57:13 +09:00
|
|
|
#define CONFIG_SYS_DDR_TIMING_3 0x00000000
|
2011-10-12 13:57:29 +09:00
|
|
|
#define CONFIG_SYS_DDR_CLK_CNTL DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05
|
|
|
|
/* 0x02000000 */
|
|
|
|
#define CONFIG_SYS_DDR_MODE ((0x4440 << SDRAM_MODE_ESD_SHIFT) \
|
|
|
|
| (0x0232 << SDRAM_MODE_SD_SHIFT))
|
|
|
|
/* 0x44400232 */
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_DDR_MODE2 0x8000c000
|
2011-10-12 13:57:29 +09:00
|
|
|
#define CONFIG_SYS_DDR_INTERVAL ((800 << SDRAM_INTERVAL_REFINT_SHIFT) \
|
|
|
|
| (100 << SDRAM_INTERVAL_BSTOPRE_SHIFT))
|
|
|
|
/* 0x03200064 */
|
2011-10-12 13:57:13 +09:00
|
|
|
#define CONFIG_SYS_DDR_CS0_BNDS 0x00000007
|
2011-10-12 13:57:29 +09:00
|
|
|
#define CONFIG_SYS_DDR_SDRAM_CFG (SDRAM_CFG_SREN \
|
|
|
|
| SDRAM_CFG_SDRAM_TYPE_DDR2 \
|
|
|
|
| SDRAM_CFG_32_BE)
|
|
|
|
/* 0x43080000 */
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000
|
2006-12-07 22:13:15 +09:00
|
|
|
#endif
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Memory test
|
|
|
|
*/
|
2008-10-16 22:01:15 +09:00
|
|
|
#undef CONFIG_SYS_DRAM_TEST /* memory test, takes time */
|
2006-12-07 22:13:15 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* The reserved memory
|
|
|
|
*/
|
2010-10-08 04:51:12 +09:00
|
|
|
#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
|
2006-12-07 22:13:15 +09:00
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
|
|
|
|
#define CONFIG_SYS_RAMBOOT
|
2006-12-07 22:13:15 +09:00
|
|
|
#else
|
2008-10-16 22:01:15 +09:00
|
|
|
#undef CONFIG_SYS_RAMBOOT
|
2006-12-07 22:13:15 +09:00
|
|
|
#endif
|
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
/* CONFIG_SYS_MONITOR_LEN must be a multiple of CONFIG_ENV_SECT_SIZE */
|
2016-07-08 12:25:14 +09:00
|
|
|
#define CONFIG_SYS_MONITOR_LEN (512 * 1024) /* Reserve 512 kB for Mon */
|
2012-03-18 07:44:00 +09:00
|
|
|
#define CONFIG_SYS_MALLOC_LEN (256 * 1024) /* Reserved for malloc */
|
2006-12-07 22:13:15 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Initial RAM Base Address Setup
|
|
|
|
*/
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_INIT_RAM_LOCK 1
|
2011-10-12 13:57:13 +09:00
|
|
|
#define CONFIG_SYS_INIT_RAM_ADDR 0xE6000000 /* Initial RAM addr */
|
|
|
|
#define CONFIG_SYS_INIT_RAM_SIZE 0x1000 /* Size of used area in RAM */
|
|
|
|
#define CONFIG_SYS_GBL_DATA_OFFSET \
|
|
|
|
(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
|
2006-12-07 22:13:15 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* FLASH on the Local Bus
|
|
|
|
*/
|
2011-10-12 13:57:13 +09:00
|
|
|
#define CONFIG_SYS_FLASH_BASE 0xFE000000 /* FLASH base address */
|
|
|
|
#define CONFIG_SYS_FLASH_SIZE 16 /* FLASH size is 16M */
|
2006-12-07 22:13:15 +09:00
|
|
|
|
|
|
|
|
2011-10-12 13:57:13 +09:00
|
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
|
|
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 128 /* sectors per device */
|
2006-12-07 22:13:15 +09:00
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
#undef CONFIG_SYS_FLASH_CHECKSUM
|
2006-12-07 22:13:15 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* BCSR on the Local Bus
|
|
|
|
*/
|
2011-10-12 13:57:13 +09:00
|
|
|
#define CONFIG_SYS_BCSR 0xF8000000
|
|
|
|
/* Access window base at BCSR base */
|
2011-10-12 13:57:30 +09:00
|
|
|
|
2006-12-07 22:13:15 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Windows to access PIB via local bus
|
|
|
|
*/
|
2011-10-12 13:57:30 +09:00
|
|
|
/* PIB window base 0xF8008000 */
|
|
|
|
#define CONFIG_SYS_PIB_BASE 0xF8008000
|
|
|
|
#define CONFIG_SYS_PIB_WINDOW_SIZE (32 * 1024)
|
2006-12-07 22:13:15 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* CS2 on Local Bus, to PIB
|
|
|
|
*/
|
2019-01-21 17:18:01 +09:00
|
|
|
|
2006-12-07 22:13:15 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* CS3 on Local Bus, to PIB
|
|
|
|
*/
|
2019-01-21 17:18:01 +09:00
|
|
|
|
2006-12-07 22:13:15 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Serial Port
|
|
|
|
*/
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_NS16550_SERIAL
|
|
|
|
#define CONFIG_SYS_NS16550_REG_SIZE 1
|
|
|
|
#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
|
2006-12-07 22:13:15 +09:00
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_BAUDRATE_TABLE \
|
2011-10-12 13:57:13 +09:00
|
|
|
{300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 115200}
|
2006-12-07 22:13:15 +09:00
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_IMMR+0x4500)
|
|
|
|
#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR+0x4600)
|
2006-12-07 22:13:15 +09:00
|
|
|
|
|
|
|
/* I2C */
|
2012-10-24 20:48:22 +09:00
|
|
|
#define CONFIG_SYS_I2C
|
|
|
|
#define CONFIG_SYS_I2C_FSL
|
|
|
|
#define CONFIG_SYS_FSL_I2C_SPEED 400000
|
|
|
|
#define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
|
|
|
|
#define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
|
|
|
|
#define CONFIG_SYS_I2C_NOPROBES { {0, 0x51} }
|
2006-12-07 22:13:15 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Config on-board RTC
|
|
|
|
*/
|
|
|
|
#define CONFIG_RTC_DS1374 /* use ds1374 rtc via i2c */
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_I2C_RTC_ADDR 0x68 /* at address 0x68 */
|
2006-12-07 22:13:15 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* General PCI
|
|
|
|
* Addresses are mapped 1-1.
|
|
|
|
*/
|
2009-07-19 08:42:13 +09:00
|
|
|
#define CONFIG_SYS_PCI1_MEM_BASE 0x80000000
|
|
|
|
#define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BASE
|
|
|
|
#define CONFIG_SYS_PCI1_MEM_SIZE 0x10000000 /* 256M */
|
|
|
|
#define CONFIG_SYS_PCI1_MMIO_BASE 0x90000000
|
|
|
|
#define CONFIG_SYS_PCI1_MMIO_PHYS CONFIG_SYS_PCI1_MMIO_BASE
|
|
|
|
#define CONFIG_SYS_PCI1_MMIO_SIZE 0x10000000 /* 256M */
|
|
|
|
#define CONFIG_SYS_PCI1_IO_BASE 0x00000000
|
|
|
|
#define CONFIG_SYS_PCI1_IO_PHYS 0xE0300000
|
|
|
|
#define CONFIG_SYS_PCI1_IO_SIZE 0x100000 /* 1M */
|
2006-12-07 22:13:15 +09:00
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_PCI_SLV_MEM_LOCAL CONFIG_SYS_SDRAM_BASE
|
|
|
|
#define CONFIG_SYS_PCI_SLV_MEM_BUS 0x00000000
|
|
|
|
#define CONFIG_SYS_PCI_SLV_MEM_SIZE 0x80000000
|
2006-12-07 22:13:15 +09:00
|
|
|
|
|
|
|
#ifdef CONFIG_PCI
|
2013-05-30 16:06:12 +09:00
|
|
|
#define CONFIG_PCI_INDIRECT_BRIDGE
|
2006-12-07 22:13:15 +09:00
|
|
|
|
2009-07-19 08:42:13 +09:00
|
|
|
#define CONFIG_83XX_PCI_STREAMING
|
2006-12-07 22:13:15 +09:00
|
|
|
|
|
|
|
#undef CONFIG_EEPRO100
|
|
|
|
#undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1957 /* Freescale */
|
2006-12-07 22:13:15 +09:00
|
|
|
|
|
|
|
#endif /* CONFIG_PCI */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* QE UEC ethernet configuration
|
|
|
|
*/
|
|
|
|
#define CONFIG_UEC_ETH
|
2010-07-27 08:34:57 +09:00
|
|
|
#define CONFIG_ETHPRIME "UEC0"
|
2006-12-07 22:13:15 +09:00
|
|
|
|
|
|
|
#define CONFIG_UEC_ETH1 /* ETH3 */
|
|
|
|
|
|
|
|
#ifdef CONFIG_UEC_ETH1
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_UEC1_UCC_NUM 2 /* UCC3 */
|
|
|
|
#define CONFIG_SYS_UEC1_RX_CLK QE_CLK9
|
|
|
|
#define CONFIG_SYS_UEC1_TX_CLK QE_CLK10
|
|
|
|
#define CONFIG_SYS_UEC1_ETH_TYPE FAST_ETH
|
|
|
|
#define CONFIG_SYS_UEC1_PHY_ADDR 3
|
2011-04-13 14:37:12 +09:00
|
|
|
#define CONFIG_SYS_UEC1_INTERFACE_TYPE PHY_INTERFACE_MODE_MII
|
2010-01-20 17:04:28 +09:00
|
|
|
#define CONFIG_SYS_UEC1_INTERFACE_SPEED 100
|
2006-12-07 22:13:15 +09:00
|
|
|
#endif
|
|
|
|
|
|
|
|
#define CONFIG_UEC_ETH2 /* ETH4 */
|
|
|
|
|
|
|
|
#ifdef CONFIG_UEC_ETH2
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_UEC2_UCC_NUM 3 /* UCC4 */
|
|
|
|
#define CONFIG_SYS_UEC2_RX_CLK QE_CLK7
|
|
|
|
#define CONFIG_SYS_UEC2_TX_CLK QE_CLK8
|
|
|
|
#define CONFIG_SYS_UEC2_ETH_TYPE FAST_ETH
|
|
|
|
#define CONFIG_SYS_UEC2_PHY_ADDR 4
|
2011-04-13 14:37:12 +09:00
|
|
|
#define CONFIG_SYS_UEC2_INTERFACE_TYPE PHY_INTERFACE_MODE_MII
|
2010-01-20 17:04:28 +09:00
|
|
|
#define CONFIG_SYS_UEC2_INTERFACE_SPEED 100
|
2006-12-07 22:13:15 +09:00
|
|
|
#endif
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Environment
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
|
2006-12-07 22:13:15 +09:00
|
|
|
|
2007-07-11 00:12:10 +09:00
|
|
|
/*
|
|
|
|
* BOOTP options
|
|
|
|
*/
|
|
|
|
#define CONFIG_BOOTP_BOOTFILESIZE
|
|
|
|
|
2007-07-05 12:30:06 +09:00
|
|
|
/*
|
|
|
|
* Command line configuration.
|
|
|
|
*/
|
|
|
|
|
2006-12-07 22:13:15 +09:00
|
|
|
#undef CONFIG_WATCHDOG /* watchdog disabled */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Miscellaneous configurable options
|
|
|
|
*/
|
2011-10-12 13:57:13 +09:00
|
|
|
#define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
|
2006-12-07 22:13:15 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* For booting Linux, the board info and command line data
|
2010-09-11 07:42:32 +09:00
|
|
|
* have to be in the first 256 MB of memory, since this is
|
2006-12-07 22:13:15 +09:00
|
|
|
* the maximum mapped by the Linux kernel during initialization.
|
|
|
|
*/
|
2011-10-12 13:57:13 +09:00
|
|
|
/* Initial Memory map for Linux */
|
|
|
|
#define CONFIG_SYS_BOOTMAPSZ (256 << 20)
|
2016-07-08 12:25:15 +09:00
|
|
|
#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
|
2006-12-07 22:13:15 +09:00
|
|
|
|
2007-07-05 12:30:06 +09:00
|
|
|
#if defined(CONFIG_CMD_KGDB)
|
2006-12-07 22:13:15 +09:00
|
|
|
#define CONFIG_KGDB_BAUDRATE 230400 /* speed of kgdb serial port */
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Environment Configuration
|
2009-07-19 08:42:13 +09:00
|
|
|
*/ #define CONFIG_ENV_OVERWRITE
|
2006-12-07 22:13:15 +09:00
|
|
|
|
|
|
|
#if defined(CONFIG_UEC_ETH)
|
2008-01-10 06:24:06 +09:00
|
|
|
#define CONFIG_HAS_ETH0
|
2006-12-07 22:13:15 +09:00
|
|
|
#define CONFIG_HAS_ETH1
|
|
|
|
#endif
|
|
|
|
|
2009-08-22 06:34:38 +09:00
|
|
|
#define CONFIG_LOADADDR 800000 /* default location for tftp and bootm */
|
2006-12-07 22:13:15 +09:00
|
|
|
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
2011-10-12 13:57:13 +09:00
|
|
|
"netdev=eth0\0" \
|
|
|
|
"consoledev=ttyS0\0" \
|
|
|
|
"ramdiskaddr=1000000\0" \
|
|
|
|
"ramdiskfile=ramfs.83xx\0" \
|
|
|
|
"fdtaddr=780000\0" \
|
|
|
|
"fdtfile=mpc832x_mds.dtb\0" \
|
|
|
|
""
|
2006-12-07 22:13:15 +09:00
|
|
|
|
|
|
|
#define CONFIG_NFSBOOTCOMMAND \
|
2011-10-12 13:57:13 +09:00
|
|
|
"setenv bootargs root=/dev/nfs rw " \
|
|
|
|
"nfsroot=$serverip:$rootpath " \
|
|
|
|
"ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:" \
|
|
|
|
"$netdev:off " \
|
|
|
|
"console=$consoledev,$baudrate $othbootargs;" \
|
|
|
|
"tftp $loadaddr $bootfile;" \
|
|
|
|
"tftp $fdtaddr $fdtfile;" \
|
|
|
|
"bootm $loadaddr - $fdtaddr"
|
2006-12-07 22:13:15 +09:00
|
|
|
|
|
|
|
#define CONFIG_RAMBOOTCOMMAND \
|
2011-10-12 13:57:13 +09:00
|
|
|
"setenv bootargs root=/dev/ram rw " \
|
|
|
|
"console=$consoledev,$baudrate $othbootargs;" \
|
|
|
|
"tftp $ramdiskaddr $ramdiskfile;" \
|
|
|
|
"tftp $loadaddr $bootfile;" \
|
|
|
|
"tftp $fdtaddr $fdtfile;" \
|
|
|
|
"bootm $loadaddr $ramdiskaddr $fdtaddr"
|
2006-12-07 22:13:15 +09:00
|
|
|
|
|
|
|
#define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND
|
|
|
|
|
|
|
|
#endif /* __CONFIG_H */
|