mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-27 23:20:26 +09:00
mpc83xx: Simplify BR,OR lines
Re-format all BR,OR #define lines into single lines. This makes them harder to read, but accessible to semi-automatic replacement. Signed-off-by: Mario Six <mario.six@gdsys.cc>
This commit is contained in:
parent
87ee51048e
commit
a8f975391f
@ -175,19 +175,9 @@
|
||||
#define CONFIG_SYS_FLASH_BASE 0xFE000000 /* FLASH base address */
|
||||
#define CONFIG_SYS_FLASH_SIZE 8 /* FLASH size is 8M */
|
||||
|
||||
/* Window base at flash base */
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE \
|
||||
| BR_PS_16 /* 16 bit port */ \
|
||||
| BR_MS_GPCM /* MSEL = GPCM */ \
|
||||
| BR_V) /* valid */
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_8MB \
|
||||
| OR_UPM_XAM \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_ACS_DIV2 \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET)
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xFE000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_8MB | OR_UPM_XAM | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET)
|
||||
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
|
||||
/* 127 64KB sectors and 8 8KB top sectors per device */
|
||||
@ -201,18 +191,9 @@
|
||||
*/
|
||||
#define CONFIG_SYS_NAND_BASE 0xE0600000 /* 0xE0600000 */
|
||||
#define CONFIG_SYS_NAND_WINDOW_SIZE (32 * 1024) /* 0x00008000 */
|
||||
#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_NAND_BASE \
|
||||
| BR_DECC_CHK_GEN /* Use HW ECC */ \
|
||||
| BR_PS_8 /* 8 bit Port */ \
|
||||
| BR_MS_FCM /* MSEL = FCM */ \
|
||||
| BR_V) /* valid */
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_32KB \
|
||||
| OR_FCM_CSCT \
|
||||
| OR_FCM_CST \
|
||||
| OR_FCM_CHT \
|
||||
| OR_FCM_SCY_1 \
|
||||
| OR_FCM_TRLX \
|
||||
| OR_FCM_EHTR)
|
||||
/* NAND */
|
||||
#define CONFIG_SYS_BR1_PRELIM (0xE0600000 | BR_DECC_CHK_GEN | BR_PS_8 | BR_MS_FCM | BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_32KB | OR_FCM_CSCT | OR_FCM_CST | OR_FCM_CHT | OR_FCM_SCY_1 | OR_FCM_TRLX | OR_FCM_EHTR)
|
||||
/* 0xFFFF8396 */
|
||||
|
||||
#ifdef CONFIG_VSC7385_ENET
|
||||
@ -220,18 +201,9 @@
|
||||
/* VSC7385 Base address on CS2 */
|
||||
#define CONFIG_SYS_VSC7385_BASE 0xF0000000
|
||||
#define CONFIG_SYS_VSC7385_SIZE (128 * 1024) /* 0x00020000 */
|
||||
#define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_VSC7385_BASE \
|
||||
| BR_PS_8 /* 8-bit port */ \
|
||||
| BR_MS_GPCM /* MSEL = GPCM */ \
|
||||
| BR_V) /* valid */
|
||||
/* 0xF0000801 */
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_128KB \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_SETA \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET)
|
||||
/* VSC7385_BASE */
|
||||
#define CONFIG_SYS_BR2_PRELIM (0xF0000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_128KB | OR_GPCM_CSNT | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_SETA | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET)
|
||||
/* 0xFFFE09FF */
|
||||
/* The flash address and size of the VSC7385 firmware image */
|
||||
#define CONFIG_VSC7385_IMAGE 0xFE7FE000
|
||||
|
@ -170,17 +170,6 @@
|
||||
#define CONFIG_SYS_FLASH_SIZE 8 /* flash size in MB */
|
||||
#define CONFIG_SYS_FLASH_EMPTY_INFO /* display empty sectors */
|
||||
|
||||
#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_FLASH_BASE \
|
||||
| BR_PS_16 /* 16 bit port */ \
|
||||
| BR_MS_GPCM /* MSEL = GPCM */ \
|
||||
| BR_V) /* valid */
|
||||
#define CONFIG_SYS_OR1_PRELIM (MEG_TO_AM(CONFIG_SYS_FLASH_SIZE) \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_9 \
|
||||
| OR_GPCM_EHTR \
|
||||
| OR_GPCM_EAD)
|
||||
/* 0xFF006FF7 TODO SLOW 16 MB flash size */
|
||||
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 135 /* sectors per device */
|
||||
|
||||
@ -230,20 +219,13 @@
|
||||
#define CONFIG_SYS_NAND_BLOCK_SIZE 16384
|
||||
#define CONFIG_SYS_NAND_WINDOW_SIZE (32 * 1024)
|
||||
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_NAND_BASE \
|
||||
| BR_DECC_CHK_GEN /* Use HW ECC */ \
|
||||
| BR_PS_8 /* 8 bit port */ \
|
||||
| BR_MS_FCM /* MSEL = FCM */ \
|
||||
| BR_V) /* valid */
|
||||
#define CONFIG_SYS_OR0_PRELIM \
|
||||
(P2SZ_TO_AM(CONFIG_SYS_NAND_WINDOW_SIZE) \
|
||||
| OR_FCM_CSCT \
|
||||
| OR_FCM_CST \
|
||||
| OR_FCM_CHT \
|
||||
| OR_FCM_SCY_1 \
|
||||
| OR_FCM_TRLX \
|
||||
| OR_FCM_EHTR)
|
||||
/* 0xFFFF8396 */
|
||||
/* NAND */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xE2800000 | BR_DECC_CHK_GEN | BR_PS_8 | BR_MS_FCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_32KB | OR_FCM_CSCT | OR_FCM_CST | OR_FCM_CHT | OR_FCM_SCY_1 | OR_FCM_TRLX | OR_FCM_EHTR)
|
||||
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR1_PRELIM (0xFE000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_8MB | OR_GPCM_XACS | OR_GPCM_SCY_9 | OR_GPCM_EHTR_SET | OR_GPCM_EAD)
|
||||
|
||||
/* Still needed for spl_minimal.c */
|
||||
#define CONFIG_SYS_NAND_BR_PRELIM CONFIG_SYS_BR0_PRELIM
|
||||
@ -253,20 +235,10 @@
|
||||
#define CONFIG_SYS_BCSR_ADDR 0xFA000000
|
||||
#define CONFIG_SYS_BCSR_SIZE (32 * 1024) /* 0x00008000 */
|
||||
/* map at 0xFA000000 on LCS3 */
|
||||
#define CONFIG_SYS_BR3_PRELIM (CONFIG_SYS_BCSR_ADDR \
|
||||
| BR_PS_8 /* 8 bit port */ \
|
||||
| BR_MS_GPCM /* MSEL = GPCM */ \
|
||||
| BR_V) /* valid */
|
||||
/* 0xFA000801 */
|
||||
#define CONFIG_SYS_OR3_PRELIM (OR_AM_32KB \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_ACS_DIV2 \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET \
|
||||
| OR_GPCM_EAD)
|
||||
/* 0xFFFF8FF7 */
|
||||
/* BCSR */
|
||||
#define CONFIG_SYS_BR3_PRELIM (0xFA000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR3_PRELIM (OR_AM_32KB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET | OR_GPCM_EAD)
|
||||
|
||||
/* Vitesse 7385 */
|
||||
|
||||
#ifdef CONFIG_VSC7385_ENET
|
||||
@ -275,19 +247,10 @@
|
||||
#define CONFIG_SYS_VSC7385_BASE 0xF0000000
|
||||
#define CONFIG_SYS_VSC7385_SIZE (128 * 1024) /* 0x00020000 */
|
||||
|
||||
#define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_VSC7385_BASE \
|
||||
| BR_PS_8 /* 8 bit port */ \
|
||||
| BR_MS_GPCM /* MSEL = GPCM */ \
|
||||
| BR_V) /* valid */
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_128KB \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_SETA \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET \
|
||||
| OR_GPCM_EAD)
|
||||
/* 0xFFFE09FF */
|
||||
/* VSC7385 */
|
||||
#define CONFIG_SYS_BR2_PRELIM (0xF0000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_128KB | OR_GPCM_CSNT | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_SETA | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET | OR_GPCM_EAD)
|
||||
|
||||
#endif
|
||||
|
||||
#define CONFIG_MPC83XX_GPIO 1
|
||||
|
@ -143,17 +143,6 @@
|
||||
#define CONFIG_SYS_FLASH_PROTECTION 1 /* Use h/w Flash protection. */
|
||||
#define CONFIG_SYS_FLASH_EMPTY_INFO /* display empty sectors */
|
||||
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE \
|
||||
| BR_PS_16 /* 16 bit port */ \
|
||||
| BR_MS_GPCM /* MSEL = GPCM */ \
|
||||
| BR_V) /* valid */
|
||||
#define CONFIG_SYS_OR0_PRELIM (MEG_TO_AM(CONFIG_SYS_FLASH_SIZE) \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_9 \
|
||||
| OR_GPCM_EHTR \
|
||||
| OR_GPCM_EAD)
|
||||
/* 0xFF006FF7 TODO SLOW 16 MB flash size */
|
||||
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 135 /* sectors per device */
|
||||
|
||||
@ -199,20 +188,13 @@
|
||||
#define CONFIG_SYS_NAND_BLOCK_SIZE 16384
|
||||
#define CONFIG_SYS_NAND_WINDOW_SIZE (32 * 1024)
|
||||
|
||||
#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_NAND_BASE \
|
||||
| BR_DECC_CHK_GEN /* Use HW ECC */ \
|
||||
| BR_PS_8 /* 8 bit port */ \
|
||||
| BR_MS_FCM /* MSEL = FCM */ \
|
||||
| BR_V) /* valid */
|
||||
#define CONFIG_SYS_OR1_PRELIM \
|
||||
(P2SZ_TO_AM(CONFIG_SYS_NAND_WINDOW_SIZE) \
|
||||
| OR_FCM_CSCT \
|
||||
| OR_FCM_CST \
|
||||
| OR_FCM_CHT \
|
||||
| OR_FCM_SCY_1 \
|
||||
| OR_FCM_TRLX \
|
||||
| OR_FCM_EHTR)
|
||||
/* 0xFFFF8396 */
|
||||
/* FLASH*/
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xFE000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_8MB | OR_GPCM_XACS | OR_GPCM_SCY_9 | OR_GPCM_EHTR_SET | OR_GPCM_EAD)
|
||||
|
||||
/* NAND */
|
||||
#define CONFIG_SYS_BR1_PRELIM (0xE2800000 | BR_DECC_CHK_GEN | BR_PS_8 | BR_MS_FCM | BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_32KB | OR_FCM_CSCT | OR_FCM_CST | OR_FCM_CHT | OR_FCM_SCY_1 | OR_FCM_TRLX | OR_FCM_EHTR)
|
||||
|
||||
/* Still needed for spl_minimal.c */
|
||||
#define CONFIG_SYS_NAND_BR_PRELIM CONFIG_SYS_BR1_PRELIM
|
||||
@ -222,20 +204,9 @@
|
||||
#define CONFIG_SYS_BCSR_ADDR 0xFA000000
|
||||
#define CONFIG_SYS_BCSR_SIZE (32 * 1024) /* 0x00008000 */
|
||||
/* map at 0xFA000000 on LCS3 */
|
||||
#define CONFIG_SYS_BR3_PRELIM (CONFIG_SYS_BCSR_ADDR \
|
||||
| BR_PS_8 /* 8 bit port */ \
|
||||
| BR_MS_GPCM /* MSEL = GPCM */ \
|
||||
| BR_V) /* valid */
|
||||
/* 0xFA000801 */
|
||||
#define CONFIG_SYS_OR3_PRELIM (OR_AM_32KB \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_ACS_DIV2 \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET \
|
||||
| OR_GPCM_EAD)
|
||||
/* 0xFFFF8FF7 */
|
||||
/* BCSR */
|
||||
#define CONFIG_SYS_BR3_PRELIM (0xFA000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR3_PRELIM (OR_AM_32KB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET | OR_GPCM_EAD)
|
||||
/* Vitesse 7385 */
|
||||
|
||||
#ifdef CONFIG_VSC7385_ENET
|
||||
@ -244,19 +215,10 @@
|
||||
#define CONFIG_SYS_VSC7385_BASE 0xF0000000
|
||||
#define CONFIG_SYS_VSC7385_SIZE (128 * 1024) /* 0x00020000 */
|
||||
|
||||
#define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_VSC7385_BASE \
|
||||
| BR_PS_8 /* 8 bit port */ \
|
||||
| BR_MS_GPCM /* MSEL = GPCM */ \
|
||||
| BR_V) /* valid */
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_128KB \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_SETA \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET \
|
||||
| OR_GPCM_EAD)
|
||||
/* 0xFFFE09FF */
|
||||
/* VSC7385 */
|
||||
#define CONFIG_SYS_BR2_PRELIM (0xF0000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_128KB | OR_GPCM_CSNT | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_SETA | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET | OR_GPCM_EAD)
|
||||
|
||||
#endif
|
||||
|
||||
#define CONFIG_MPC83XX_GPIO 1
|
||||
|
@ -177,33 +177,13 @@
|
||||
#define CONFIG_SYS_NAND_U_BOOT_OFFS 16384
|
||||
#define CONFIG_SYS_NAND_U_BOOT_RELOC 0x00010000
|
||||
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE \
|
||||
| BR_PS_16 /* 16 bit port */ \
|
||||
| BR_MS_GPCM /* MSEL = GPCM */ \
|
||||
| BR_V) /* valid */
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_8MB \
|
||||
| OR_UPM_XAM \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_ACS_DIV2 \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET \
|
||||
| OR_GPCM_EAD)
|
||||
#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_NAND_BASE \
|
||||
| BR_DECC_CHK_GEN /* Use HW ECC */ \
|
||||
| BR_PS_8 /* 8 bit port */ \
|
||||
| BR_MS_FCM /* MSEL = FCM */ \
|
||||
| BR_V) /* valid */
|
||||
#define CONFIG_SYS_OR1_PRELIM \
|
||||
(OR_AM_32KB \
|
||||
| OR_FCM_CSCT \
|
||||
| OR_FCM_CST \
|
||||
| OR_FCM_CHT \
|
||||
| OR_FCM_SCY_1 \
|
||||
| OR_FCM_TRLX \
|
||||
| OR_FCM_EHTR)
|
||||
/* 0xFFFF8396 */
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xFE000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_8MB | OR_UPM_XAM | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET | OR_GPCM_EAD)
|
||||
|
||||
/* NAND */
|
||||
#define CONFIG_SYS_BR1_PRELIM (0xE0600000 | BR_DECC_CHK_GEN | BR_PS_8 | BR_MS_FCM | BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_32KB | OR_FCM_CSCT | OR_FCM_CST | OR_FCM_CHT | OR_FCM_SCY_1 | OR_FCM_TRLX | OR_FCM_EHTR)
|
||||
|
||||
/* Still needed for spl_minimal.c */
|
||||
#define CONFIG_SYS_NAND_BR_PRELIM CONFIG_SYS_BR1_PRELIM
|
||||
|
@ -142,20 +142,9 @@
|
||||
#define CONFIG_SYS_FLASH_SIZE 16 /* FLASH size is 16M */
|
||||
|
||||
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE \
|
||||
| BR_PS_16 /* 16 bit port */ \
|
||||
| BR_MS_GPCM /* MSEL = GPCM */ \
|
||||
| BR_V) /* valid */
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_16MB \
|
||||
| OR_GPCM_XAM \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_ACS_DIV2 \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET \
|
||||
| OR_GPCM_EAD)
|
||||
/* 0xFE006FF7 */
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xFE000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_16MB | OR_GPCM_XAM | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET | OR_GPCM_EAD)
|
||||
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 128 /* sectors per device */
|
||||
|
@ -133,20 +133,9 @@
|
||||
#define CONFIG_SYS_FLASH_BASE 0xFE000000 /* FLASH base address */
|
||||
#define CONFIG_SYS_FLASH_SIZE 16 /* FLASH size is 16M */
|
||||
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE \
|
||||
| BR_PS_16 /* 16 bit port */ \
|
||||
| BR_MS_GPCM /* MSEL = GPCM */ \
|
||||
| BR_V) /* valid */
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_16MB \
|
||||
| OR_GPCM_XAM \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_ACS_DIV2 \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET \
|
||||
| OR_GPCM_EAD)
|
||||
/* 0xfe006ff7 */
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xFE000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_16MB | OR_GPCM_XAM | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET | OR_GPCM_EAD)
|
||||
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 128 /* sectors per device */
|
||||
@ -159,19 +148,9 @@
|
||||
#define CONFIG_SYS_BCSR 0xF8000000
|
||||
/* Access window base at BCSR base */
|
||||
|
||||
#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_BCSR \
|
||||
| BR_PS_8 \
|
||||
| BR_MS_GPCM \
|
||||
| BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_32KB \
|
||||
| OR_GPCM_XAM \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET \
|
||||
| OR_GPCM_EAD)
|
||||
/* 0xFFFFE9F7 */
|
||||
/* BCSR */
|
||||
#define CONFIG_SYS_BR1_PRELIM (0xF8000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_32KB | OR_GPCM_XAM | OR_GPCM_CSNT | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET | OR_GPCM_EAD)
|
||||
|
||||
/*
|
||||
* Windows to access PIB via local bus
|
||||
@ -183,39 +162,18 @@
|
||||
/*
|
||||
* CS2 on Local Bus, to PIB
|
||||
*/
|
||||
#define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_PIB_BASE \
|
||||
| BR_PS_8 \
|
||||
| BR_MS_GPCM \
|
||||
| BR_V)
|
||||
/* 0xF8008801 */
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_32KB \
|
||||
| OR_GPCM_XAM \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET \
|
||||
| OR_GPCM_EAD)
|
||||
/* 0xffffe9f7 */
|
||||
|
||||
/* PIB1 */
|
||||
#define CONFIG_SYS_BR2_PRELIM (0xF8008000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_32KB | OR_GPCM_XAM | OR_GPCM_CSNT | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET | OR_GPCM_EAD)
|
||||
|
||||
/*
|
||||
* CS3 on Local Bus, to PIB
|
||||
*/
|
||||
#define CONFIG_SYS_BR3_PRELIM ((CONFIG_SYS_PIB_BASE + \
|
||||
CONFIG_SYS_PIB_WINDOW_SIZE) \
|
||||
| BR_PS_8 \
|
||||
| BR_MS_GPCM \
|
||||
| BR_V)
|
||||
/* 0xF8010801 */
|
||||
#define CONFIG_SYS_OR3_PRELIM (OR_AM_32KB \
|
||||
| OR_GPCM_XAM \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET \
|
||||
| OR_GPCM_EAD)
|
||||
/* 0xffffe9f7 */
|
||||
|
||||
/* PIB2 */
|
||||
#define CONFIG_SYS_BR3_PRELIM (0xF8010000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR3_PRELIM (OR_AM_32KB | OR_GPCM_XAM | OR_GPCM_CSNT | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET | OR_GPCM_EAD)
|
||||
|
||||
/*
|
||||
* Serial Port
|
||||
|
@ -123,19 +123,9 @@
|
||||
#define CONFIG_SYS_FLASH_BASE 0xFE000000 /* start of FLASH */
|
||||
#define CONFIG_SYS_FLASH_SIZE 32 /* max flash size in MB */
|
||||
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE \
|
||||
| BR_PS_16 /* 16 bit port */ \
|
||||
| BR_MS_GPCM /* MSEL = GPCM */ \
|
||||
| BR_V) /* valid */
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_32MB \
|
||||
| OR_UPM_XAM \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_ACS_DIV2 \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET \
|
||||
| OR_GPCM_EAD)
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xFE000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_32MB | OR_UPM_XAM | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET | OR_GPCM_EAD)
|
||||
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max sectors per device */
|
||||
@ -157,18 +147,10 @@
|
||||
*/
|
||||
#define CONFIG_SYS_BCSR 0xE2400000
|
||||
/* Access window base at BCSR base */
|
||||
#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_BCSR \
|
||||
| BR_PS_8 \
|
||||
| BR_MS_GPCM \
|
||||
| BR_V)
|
||||
/* 0x00000801 */
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_32KB \
|
||||
| OR_GPCM_XAM \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_TRLX_CLEAR \
|
||||
| OR_GPCM_EHTR_CLEAR)
|
||||
/* 0xFFFFE8F0 */
|
||||
|
||||
/* BCSR */
|
||||
#define CONFIG_SYS_BR1_PRELIM (0xE2400000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_32KB | OR_GPCM_XAM | OR_GPCM_CSNT | OR_GPCM_SCY_15 | OR_GPCM_TRLX_CLEAR | OR_GPCM_EHTR_CLEAR)
|
||||
|
||||
#define CONFIG_SYS_INIT_RAM_LOCK 1
|
||||
#define CONFIG_SYS_INIT_RAM_ADDR 0xFD000000 /* Initial RAM addr */
|
||||
|
@ -123,19 +123,9 @@
|
||||
#define CONFIG_SYS_FLASH_BASE 0xFE000000 /* start of FLASH */
|
||||
#define CONFIG_SYS_FLASH_SIZE 32 /* max flash size in MB */
|
||||
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE \
|
||||
| BR_PS_16 /* 16 bit port */ \
|
||||
| BR_MS_GPCM /* MSEL = GPCM */ \
|
||||
| BR_V) /* valid */
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_32MB \
|
||||
| OR_UPM_XAM \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_ACS_DIV2 \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET \
|
||||
| OR_GPCM_EAD)
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xFE000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_32MB | OR_UPM_XAM | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET | OR_GPCM_EAD)
|
||||
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max sectors per device */
|
||||
@ -157,18 +147,9 @@
|
||||
*/
|
||||
#define CONFIG_SYS_BCSR 0xE2400000
|
||||
/* Access window base at BCSR base */
|
||||
#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_BCSR \
|
||||
| BR_PS_8 \
|
||||
| BR_MS_GPCM \
|
||||
| BR_V)
|
||||
/* 0x00000801 */
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_32KB \
|
||||
| OR_GPCM_XAM \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_TRLX_CLEAR \
|
||||
| OR_GPCM_EHTR_CLEAR)
|
||||
/* 0xFFFFE8F0 */
|
||||
/* BCSR */
|
||||
#define CONFIG_SYS_BR1_PRELIM (0xE2400000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_32KB | OR_GPCM_XAM | OR_GPCM_CSNT | OR_GPCM_SCY_15 | OR_GPCM_TRLX_CLEAR | OR_GPCM_EHTR_CLEAR)
|
||||
|
||||
#define CONFIG_SYS_INIT_RAM_LOCK 1
|
||||
#define CONFIG_SYS_INIT_RAM_ADDR 0xFD000000 /* Initial RAM addr */
|
||||
@ -211,11 +192,9 @@
|
||||
* 1111 0000 0000 0000 0001 1000 0110 0001 = F0001861
|
||||
*/
|
||||
|
||||
#define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_LBC_SDRAM_BASE \
|
||||
| BR_PS_32 /* 32-bit port */ \
|
||||
| BR_MS_SDRAM /* MSEL = SDRAM */ \
|
||||
| BR_V) /* Valid */
|
||||
/* 0xF0001861 */
|
||||
/* SDRAM */
|
||||
#define CONFIG_SYS_BR2_PRELIM (0xF0000000 | BR_PS_32 | BR_MS_SDRAM | BR_V)
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_64MB | OR_SDRAM_XAM | ((9 - OR_SDRAM_MIN_COLS) << OR_SDRAM_COLS_SHIFT) | ((13 - OR_SDRAM_MIN_ROWS) << OR_SDRAM_ROWS_SHIFT) | OR_SDRAM_EAD)
|
||||
|
||||
/*
|
||||
* The SDRAM size in MB, CONFIG_SYS_LBC_SDRAM_SIZE, is 64.
|
||||
@ -231,12 +210,6 @@
|
||||
* 1111 1100 0000 0000 0110 1001 0000 0001 = FC006901
|
||||
*/
|
||||
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_64MB \
|
||||
| OR_SDRAM_XAM \
|
||||
| ((9 - OR_SDRAM_MIN_COLS) << OR_SDRAM_COLS_SHIFT) \
|
||||
| ((13 - OR_SDRAM_MIN_ROWS) << OR_SDRAM_ROWS_SHIFT) \
|
||||
| OR_SDRAM_EAD)
|
||||
/* 0xFC006901 */
|
||||
|
||||
/* LB sdram refresh timer, about 6us */
|
||||
#define CONFIG_SYS_LBC_LSRT 0x32000000
|
||||
|
@ -211,56 +211,28 @@ boards, we say we have two, but don't display a message if we find only one. */
|
||||
* BRx, ORx, LBLAWBARx, and LBLAWARx
|
||||
*/
|
||||
|
||||
/* Flash */
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xFE000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_16MB | OR_UPM_XAM | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET | OR_GPCM_EAD)
|
||||
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE \
|
||||
| BR_PS_16 \
|
||||
| BR_MS_GPCM \
|
||||
| BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_16MB \
|
||||
| OR_UPM_XAM \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_ACS_DIV2 \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET \
|
||||
| OR_GPCM_EAD)
|
||||
/* Vitesse 7385 */
|
||||
|
||||
#define CONFIG_SYS_VSC7385_BASE 0xF8000000
|
||||
|
||||
#ifdef CONFIG_VSC7385_ENET
|
||||
|
||||
#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_VSC7385_BASE \
|
||||
| BR_PS_8 \
|
||||
| BR_MS_GPCM \
|
||||
| BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_128KB \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_SETA \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET \
|
||||
| OR_GPCM_EAD)
|
||||
/* VSC7385 */
|
||||
#define CONFIG_SYS_BR1_PRELIM (0xF8000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_128KB | OR_GPCM_CSNT | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_SETA | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET | OR_GPCM_EAD)
|
||||
|
||||
#endif
|
||||
|
||||
/* LED */
|
||||
|
||||
#define CONFIG_SYS_LED_BASE 0xF9000000
|
||||
#define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_LED_BASE \
|
||||
| BR_PS_8 \
|
||||
| BR_MS_GPCM \
|
||||
| BR_V)
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_2MB \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_ACS_DIV2 \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_9 \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET \
|
||||
| OR_GPCM_EAD)
|
||||
|
||||
/* LED */
|
||||
#define CONFIG_SYS_BR2_PRELIM (0xF9000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_2MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_XACS | OR_GPCM_SCY_9 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET | OR_GPCM_EAD)
|
||||
|
||||
/* Compact Flash */
|
||||
|
||||
@ -268,11 +240,9 @@ boards, we say we have two, but don't display a message if we find only one. */
|
||||
|
||||
#define CONFIG_SYS_CF_BASE 0xF0000000
|
||||
|
||||
#define CONFIG_SYS_BR3_PRELIM (CONFIG_SYS_CF_BASE \
|
||||
| BR_PS_16 \
|
||||
| BR_MS_UPMA \
|
||||
| BR_V)
|
||||
#define CONFIG_SYS_OR3_PRELIM (OR_UPM_AM | OR_UPM_BI)
|
||||
/* CF */
|
||||
#define CONFIG_SYS_BR3_PRELIM (0xF0000000 | BR_PS_16 | BR_MS_UPMA | BR_V)
|
||||
#define CONFIG_SYS_OR3_PRELIM (OR_AM_32KB | OR_UPM_BI)
|
||||
|
||||
#endif
|
||||
|
||||
|
@ -162,20 +162,9 @@
|
||||
#define CONFIG_SYS_FLASH_BASE 0xFE000000 /* FLASH base address */
|
||||
#define CONFIG_SYS_FLASH_SIZE 32 /* max FLASH size is 32M */
|
||||
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE \
|
||||
| BR_PS_16 /* 16 bit port */ \
|
||||
| BR_MS_GPCM /* MSEL = GPCM */ \
|
||||
| BR_V) /* valid */
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_32MB \
|
||||
| OR_UPM_XAM \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_ACS_DIV2 \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET \
|
||||
| OR_GPCM_EAD)
|
||||
/* 0xFE000FF7 */
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xFE000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_32MB | OR_UPM_XAM | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET | OR_GPCM_EAD)
|
||||
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max sectors per device */
|
||||
@ -189,20 +178,9 @@
|
||||
*/
|
||||
#define CONFIG_SYS_BCSR 0xF8000000
|
||||
/* Access window base at BCSR base */
|
||||
#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_BCSR \
|
||||
| BR_PS_8 \
|
||||
| BR_MS_GPCM \
|
||||
| BR_V)
|
||||
/* 0xF8000801 */
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_32KB \
|
||||
| OR_GPCM_XAM \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET \
|
||||
| OR_GPCM_EAD)
|
||||
/* 0xFFFFE9F7 */
|
||||
/* BCSR */
|
||||
#define CONFIG_SYS_BR1_PRELIM (0xF8000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_32KB | OR_GPCM_XAM | OR_GPCM_CSNT | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET | OR_GPCM_EAD)
|
||||
|
||||
/*
|
||||
* NAND Flash on the Local Bus
|
||||
@ -211,20 +189,10 @@
|
||||
#define CONFIG_NAND_FSL_ELBC 1
|
||||
|
||||
#define CONFIG_SYS_NAND_BASE 0xE0600000
|
||||
#define CONFIG_SYS_BR3_PRELIM (CONFIG_SYS_NAND_BASE \
|
||||
| BR_DECC_CHK_GEN /* Use HW ECC */ \
|
||||
| BR_PS_8 /* 8 bit port */ \
|
||||
| BR_MS_FCM /* MSEL = FCM */ \
|
||||
| BR_V) /* valid */
|
||||
#define CONFIG_SYS_OR3_PRELIM (OR_AM_32KB \
|
||||
| OR_FCM_BCTLD \
|
||||
| OR_FCM_CST \
|
||||
| OR_FCM_CHT \
|
||||
| OR_FCM_SCY_1 \
|
||||
| OR_FCM_RST \
|
||||
| OR_FCM_TRLX \
|
||||
| OR_FCM_EHTR)
|
||||
/* 0xFFFF919E */
|
||||
|
||||
/* NAND */
|
||||
#define CONFIG_SYS_BR3_PRELIM (0xE0600000 | BR_DECC_CHK_GEN | BR_PS_8 | BR_MS_FCM | BR_V)
|
||||
#define CONFIG_SYS_OR3_PRELIM (OR_AM_32KB | OR_FCM_BCTLD | OR_FCM_CST | OR_FCM_CHT | OR_FCM_SCY_1 | OR_FCM_RST | OR_FCM_TRLX | OR_FCM_EHTR)
|
||||
|
||||
/*
|
||||
* Serial Port
|
||||
|
@ -188,16 +188,9 @@
|
||||
|
||||
#define CONFIG_SYS_FLASH_EMPTY_INFO /* display empty sectors */
|
||||
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE \
|
||||
| BR_PS_16 /* 16 bit port */ \
|
||||
| BR_MS_GPCM /* MSEL = GPCM */ \
|
||||
| BR_V) /* valid */
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_8MB \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_9 \
|
||||
| OR_GPCM_EHTR_SET \
|
||||
| OR_GPCM_EAD)
|
||||
/* 0xFF800191 */
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xFE000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_8MB | OR_GPCM_XACS | OR_GPCM_SCY_9 | OR_GPCM_EHTR_SET | OR_GPCM_EAD)
|
||||
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max sectors per device */
|
||||
@ -210,38 +203,21 @@
|
||||
* NAND Flash on the Local Bus
|
||||
*/
|
||||
#define CONFIG_SYS_NAND_BASE 0xE0600000
|
||||
#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_NAND_BASE \
|
||||
| BR_DECC_CHK_GEN /* Use HW ECC */ \
|
||||
| BR_PS_8 /* 8 bit port */ \
|
||||
| BR_MS_FCM /* MSEL = FCM */ \
|
||||
| BR_V) /* valid */
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_32KB \
|
||||
| OR_FCM_CSCT \
|
||||
| OR_FCM_CST \
|
||||
| OR_FCM_CHT \
|
||||
| OR_FCM_SCY_1 \
|
||||
| OR_FCM_TRLX \
|
||||
| OR_FCM_EHTR)
|
||||
|
||||
/* NAND */
|
||||
#define CONFIG_SYS_BR1_PRELIM (0xE0600000 | BR_DECC_CHK_GEN | BR_PS_8 | BR_MS_FCM | BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_32KB | OR_FCM_CSCT | OR_FCM_CST | OR_FCM_CHT | OR_FCM_SCY_1 | OR_FCM_TRLX | OR_FCM_EHTR)
|
||||
|
||||
/* Vitesse 7385 */
|
||||
|
||||
#define CONFIG_SYS_VSC7385_BASE 0xF0000000
|
||||
|
||||
#ifdef CONFIG_VSC7385_ENET
|
||||
|
||||
#define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_VSC7385_BASE \
|
||||
| BR_PS_8 \
|
||||
| BR_MS_GPCM \
|
||||
| BR_V)
|
||||
/* 0xF0000801 */
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_128KB \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_SETA \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET \
|
||||
| OR_GPCM_EAD)
|
||||
/* 0xfffe09ff */
|
||||
/* VSC7385 */
|
||||
#define CONFIG_SYS_BR2_PRELIM (0xF0000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_128KB | OR_GPCM_CSNT | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_SETA | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET | OR_GPCM_EAD)
|
||||
|
||||
#endif
|
||||
|
||||
/*
|
||||
|
@ -76,22 +76,9 @@
|
||||
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max sectors per device */
|
||||
|
||||
/* 32 bit device at 0x80000000 via GPCM (0x8000_1801) */
|
||||
#define CONFIG_SYS_BR0_PRELIM ((CONFIG_SYS_FLASH_BASE & BR_BA) \
|
||||
| BR_MS_GPCM \
|
||||
| BR_PS_32 \
|
||||
| BR_V)
|
||||
|
||||
/* FLASH timing (0x0000_0c54) */
|
||||
#define CONFIG_SYS_OR_TIMING_FLASH (OR_GPCM_CSNT \
|
||||
| OR_GPCM_ACS_DIV4 \
|
||||
| OR_GPCM_SCY_5 \
|
||||
| OR_GPCM_TRLX)
|
||||
|
||||
#define CONFIG_SYS_PRELIM_OR_AM OR_AM_1GB /* OR addr mask: 1 GiB */
|
||||
|
||||
#define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM \
|
||||
| CONFIG_SYS_OR_TIMING_FLASH)
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0x80000000 | BR_MS_GPCM | BR_PS_32 | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_1GB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV4 | OR_GPCM_SCY_5 | OR_GPCM_TRLX_SET)
|
||||
|
||||
/* disable remaining mappings */
|
||||
#define CONFIG_SYS_BR1_PRELIM 0x00000000
|
||||
|
@ -69,31 +69,16 @@
|
||||
*/
|
||||
#define CONFIG_SYS_FLASH_BASE 0xffc00000 /* start of FLASH */
|
||||
#define CONFIG_SYS_FLASH_SIZE 4 /* flash size in MB */
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | \
|
||||
BR_PS_16 | /* 16bit */ \
|
||||
BR_MS_GPCM | /* MSEL = GPCM */ \
|
||||
BR_V) /* valid */
|
||||
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_4MB \
|
||||
| OR_GPCM_XAM \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_ACS_DIV2 \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET \
|
||||
| OR_GPCM_EAD)
|
||||
/* 0xffc06ff7 */
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xFFC00000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_4MB | OR_GPCM_XAM | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET | OR_GPCM_EAD)
|
||||
|
||||
#define CONFIG_SYS_WINDOW1_BASE 0xf0000000
|
||||
#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_WINDOW1_BASE \
|
||||
| BR_PS_32 \
|
||||
| BR_MS_GPCM \
|
||||
| BR_V)
|
||||
/* 0xF0001801 */
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_256KB \
|
||||
| OR_GPCM_SETA)
|
||||
/* 0xfffc0208 */
|
||||
|
||||
/* WINDOW1 */
|
||||
#define CONFIG_SYS_BR1_PRELIM (0xF0000000 | BR_PS_32 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_256KB | OR_GPCM_SETA)
|
||||
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device*/
|
||||
|
@ -169,19 +169,9 @@
|
||||
#define CONFIG_SYS_FLASH_BASE 0xFE000000 /* FLASH base address */
|
||||
#define CONFIG_SYS_FLASH_SIZE 8 /* FLASH size is up to 8M */
|
||||
|
||||
/* Window base at flash base */
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE \
|
||||
| BR_PS_16 /* 16 bit port */ \
|
||||
| BR_MS_GPCM /* MSEL = GPCM */ \
|
||||
| BR_V) /* valid */
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_8MB \
|
||||
| OR_UPM_XAM \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_ACS_DIV2 \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET)
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xFE000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_8MB | OR_UPM_XAM | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET)
|
||||
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 135
|
||||
@ -195,19 +185,9 @@
|
||||
#define CONFIG_SYS_FPGA0_BASE 0xE0600000
|
||||
#define CONFIG_SYS_FPGA0_SIZE 1 /* FPGA size is 1M */
|
||||
|
||||
/* Window base at FPGA base */
|
||||
#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_FPGA0_BASE \
|
||||
| BR_PS_16 /* 16 bit port */ \
|
||||
| BR_MS_GPCM /* MSEL = GPCM */ \
|
||||
| BR_V) /* valid */
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_1MB \
|
||||
| OR_UPM_XAM \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_ACS_DIV2 \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET)
|
||||
/* FPGA */
|
||||
#define CONFIG_SYS_BR1_PRELIM (0xE0600000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_1MB | OR_UPM_XAM | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET)
|
||||
|
||||
#define CONFIG_SYS_FPGA_BASE(k) CONFIG_SYS_FPGA0_BASE
|
||||
#define CONFIG_SYS_FPGA_DONE(k) 0x0010
|
||||
|
@ -142,17 +142,10 @@
|
||||
#define CONFIG_SYS_FLASH_BASE 0xFF800000
|
||||
#define CONFIG_SYS_FLASH_SIZE 8
|
||||
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE |\
|
||||
BR_PS_8 |\
|
||||
BR_MS_GPCM |\
|
||||
BR_V)
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xFF800000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_8MB | OR_GPCM_SCY_10 | OR_GPCM_EHTR_SET | OR_GPCM_TRLX_SET | OR_GPCM_CSNT | OR_GPCM_EAD)
|
||||
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_8MB |\
|
||||
OR_GPCM_SCY_10 |\
|
||||
OR_GPCM_EHTR |\
|
||||
OR_GPCM_TRLX |\
|
||||
OR_GPCM_CSNT |\
|
||||
OR_GPCM_EAD)
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 128
|
||||
|
||||
@ -170,21 +163,9 @@
|
||||
#define CONFIG_SYS_NAND_BLOCK_SIZE (128 << 10)
|
||||
#define NAND_CACHE_PAGES 64
|
||||
|
||||
#define CONFIG_SYS_BR1_PRELIM ((CONFIG_SYS_NAND_BASE) |\
|
||||
BR_DECC_CHK_GEN |\
|
||||
BR_PS_8 |\
|
||||
BR_MS_FCM |\
|
||||
BR_V)
|
||||
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_32KB |\
|
||||
OR_FCM_PGS |\
|
||||
OR_FCM_CSCT |\
|
||||
OR_FCM_CST |\
|
||||
OR_FCM_CHT |\
|
||||
OR_FCM_SCY_4 |\
|
||||
OR_FCM_TRLX |\
|
||||
OR_FCM_EHTR |\
|
||||
OR_FCM_RST)
|
||||
/* NAND */
|
||||
#define CONFIG_SYS_BR1_PRELIM (0xE1000000 | BR_DECC_CHK_GEN | BR_PS_8 | BR_MS_FCM | BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_32KB | OR_FCM_PGS | OR_FCM_CSCT | OR_FCM_CST | OR_FCM_CHT | OR_FCM_SCY_4 | OR_FCM_TRLX | OR_FCM_EHTR | OR_FCM_RST)
|
||||
|
||||
/*
|
||||
* MRAM setup
|
||||
@ -194,11 +175,8 @@
|
||||
|
||||
#define CONFIG_SYS_OR_TIMING_MRAM
|
||||
|
||||
#define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_MRAM_BASE |\
|
||||
BR_PS_8 |\
|
||||
BR_MS_GPCM |\
|
||||
BR_V)
|
||||
|
||||
/* MRAM */
|
||||
#define CONFIG_SYS_BR2_PRELIM (0xE2000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_128KB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV4 | OR_GPCM_SCY_7 | OR_GPCM_TRLX_SET)
|
||||
|
||||
/*
|
||||
@ -209,11 +187,8 @@
|
||||
|
||||
#define CONFIG_SYS_OR_TIMING_MRAM
|
||||
|
||||
#define CONFIG_SYS_BR3_PRELIM (CONFIG_SYS_CPLD_BASE |\
|
||||
BR_PS_8 |\
|
||||
BR_MS_GPCM |\
|
||||
BR_V)
|
||||
|
||||
/* CPLD */
|
||||
#define CONFIG_SYS_BR3_PRELIM (0xE3000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR3_PRELIM (OR_AM_32KB | OR_GPCM_CSNT | OR_GPCM_SCY_1 | OR_GPCM_TRLX_SET)
|
||||
|
||||
/*
|
||||
|
@ -108,15 +108,9 @@
|
||||
*/
|
||||
#define CONFIG_SYS_FLASH_SIZE 256 /* max FLASH size is 256M */
|
||||
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | \
|
||||
BR_PS_16 | /* 16 bit port size */ \
|
||||
BR_MS_GPCM | /* MSEL = GPCM */ \
|
||||
BR_V)
|
||||
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_256MB | \
|
||||
OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | \
|
||||
OR_GPCM_SCY_5 | \
|
||||
OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xF0000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_256MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_SCY_5 | OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of flash banks */
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max num of sects on one chip */
|
||||
@ -125,15 +119,10 @@
|
||||
/*
|
||||
* PRIO1/PIGGY on the local bus CS1
|
||||
*/
|
||||
/* Window base at flash base */
|
||||
#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_KMBEC_FPGA_BASE | \
|
||||
BR_PS_8 | /* 8 bit port size */ \
|
||||
BR_MS_GPCM | /* MSEL = GPCM */ \
|
||||
BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_64MB | \
|
||||
OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | \
|
||||
OR_GPCM_SCY_2 | \
|
||||
OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
/* KMBEC_FPGA */
|
||||
#define CONFIG_SYS_BR1_PRELIM (0xE8000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_64MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_SCY_2 | OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
/*
|
||||
* Serial Port
|
||||
@ -347,18 +336,9 @@
|
||||
#define CONFIG_SYS_PAXE_BASE 0xA0000000
|
||||
#define CONFIG_SYS_PAXE_SIZE 256
|
||||
|
||||
#define CONFIG_SYS_BR3_PRELIM (\
|
||||
CONFIG_SYS_PAXE_BASE | \
|
||||
BR_PS_8 | \
|
||||
BR_V)
|
||||
|
||||
#define CONFIG_SYS_OR3_PRELIM (\
|
||||
OR_AM_256MB | \
|
||||
OR_GPCM_CSNT | \
|
||||
OR_GPCM_ACS_DIV2 | \
|
||||
OR_GPCM_SCY_2 | \
|
||||
OR_GPCM_TRLX | \
|
||||
OR_GPCM_EAD)
|
||||
/* PAXE */
|
||||
#define CONFIG_SYS_BR3_PRELIM (0xA0000000 | BR_PS_8 | BR_V)
|
||||
#define CONFIG_SYS_OR3_PRELIM (OR_AM_256MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_SCY_2 | OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
/*
|
||||
* BFTIC3 on the local bus CS4
|
||||
@ -366,18 +346,9 @@
|
||||
#define CONFIG_SYS_BFTIC3_BASE 0xB0000000
|
||||
#define CONFIG_SYS_BFTIC3_SIZE 256
|
||||
|
||||
#define CONFIG_SYS_BR4_PRELIM (\
|
||||
CONFIG_SYS_BFTIC3_BASE |\
|
||||
BR_PS_8 | \
|
||||
BR_V)
|
||||
|
||||
#define CONFIG_SYS_OR4_PRELIM (\
|
||||
OR_AM_256MB|\
|
||||
OR_GPCM_CSNT | \
|
||||
OR_GPCM_ACS_DIV2 |\
|
||||
OR_GPCM_SCY_2 |\
|
||||
OR_GPCM_TRLX |\
|
||||
OR_GPCM_EAD)
|
||||
/* BFTIC3 */
|
||||
#define CONFIG_SYS_BR4_PRELIM (0xB0000000 | BR_PS_8 | BR_V)
|
||||
#define CONFIG_SYS_OR4_PRELIM (OR_AM_256MB| OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_SCY_2 | OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
/* enable POST tests */
|
||||
#define CONFIG_POST (CONFIG_SYS_POST_MEMORY|CONFIG_SYS_POST_MEM_REGIONS)
|
||||
|
@ -93,15 +93,9 @@
|
||||
*/
|
||||
#define CONFIG_SYS_FLASH_SIZE 256 /* max FLASH size is 256M */
|
||||
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | \
|
||||
BR_PS_16 | /* 16 bit port size */ \
|
||||
BR_MS_GPCM | /* MSEL = GPCM */ \
|
||||
BR_V)
|
||||
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_256MB | \
|
||||
OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | \
|
||||
OR_GPCM_SCY_5 | \
|
||||
OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xF0000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_256MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_SCY_5 | OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of flash banks */
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max num of sects on one chip */
|
||||
@ -110,15 +104,10 @@
|
||||
/*
|
||||
* PRIO1/PIGGY on the local bus CS1
|
||||
*/
|
||||
/* Window base at flash base */
|
||||
#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_KMBEC_FPGA_BASE | \
|
||||
BR_PS_8 | /* 8 bit port size */ \
|
||||
BR_MS_GPCM | /* MSEL = GPCM */ \
|
||||
BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_64MB | \
|
||||
OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | \
|
||||
OR_GPCM_SCY_2 | \
|
||||
OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
/* KMBEC_FPGA */
|
||||
#define CONFIG_SYS_BR1_PRELIM (0xE8000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_64MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_SCY_2 | OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
/*
|
||||
* Serial Port
|
||||
@ -327,17 +316,8 @@
|
||||
#define CONFIG_SYS_PAXE_BASE 0xA0000000
|
||||
#define CONFIG_SYS_PAXE_SIZE 256
|
||||
|
||||
#define CONFIG_SYS_BR3_PRELIM (\
|
||||
CONFIG_SYS_PAXE_BASE | \
|
||||
BR_PS_8 | \
|
||||
BR_V)
|
||||
|
||||
#define CONFIG_SYS_OR3_PRELIM (\
|
||||
OR_AM_256MB | \
|
||||
OR_GPCM_CSNT | \
|
||||
OR_GPCM_ACS_DIV2 | \
|
||||
OR_GPCM_SCY_2 | \
|
||||
OR_GPCM_TRLX | \
|
||||
OR_GPCM_EAD)
|
||||
/* PAXE */
|
||||
#define CONFIG_SYS_BR3_PRELIM (0xA0000000 | BR_PS_8 | BR_V)
|
||||
#define CONFIG_SYS_OR3_PRELIM (OR_AM_256MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_SCY_2 | OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
#endif /* CONFIG */
|
||||
|
@ -113,15 +113,9 @@
|
||||
*/
|
||||
#define CONFIG_SYS_FLASH_SIZE 256 /* max FLASH size is 256M */
|
||||
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | \
|
||||
BR_PS_16 | /* 16 bit port size */ \
|
||||
BR_MS_GPCM | /* MSEL = GPCM */ \
|
||||
BR_V)
|
||||
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_256MB | \
|
||||
OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | \
|
||||
OR_GPCM_SCY_5 | \
|
||||
OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xF0000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_256MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_SCY_5 | OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of flash banks */
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max num of sects on one chip */
|
||||
@ -130,15 +124,10 @@
|
||||
/*
|
||||
* PRIO1/PIGGY on the local bus CS1
|
||||
*/
|
||||
/* Window base at flash base */
|
||||
#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_KMBEC_FPGA_BASE | \
|
||||
BR_PS_8 | /* 8 bit port size */ \
|
||||
BR_MS_GPCM | /* MSEL = GPCM */ \
|
||||
BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_128MB | \
|
||||
OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | \
|
||||
OR_GPCM_SCY_2 | \
|
||||
OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
/* KMBEC_FPGA */
|
||||
#define CONFIG_SYS_BR1_PRELIM (0xE8000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_128MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_SCY_2 | OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
/*
|
||||
* Serial Port
|
||||
@ -361,29 +350,17 @@
|
||||
/*
|
||||
* Configuration for C2 on the local bus
|
||||
*/
|
||||
#define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_APP1_BASE | \
|
||||
BR_PS_8 | \
|
||||
BR_MS_GPCM | \
|
||||
BR_V)
|
||||
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_256MB | \
|
||||
OR_GPCM_CSNT | \
|
||||
OR_GPCM_ACS_DIV4 | \
|
||||
OR_GPCM_SCY_2 | \
|
||||
OR_GPCM_TRLX_SET | \
|
||||
OR_GPCM_EHTR_CLEAR | \
|
||||
OR_GPCM_EAD)
|
||||
/* APP1 */
|
||||
#define CONFIG_SYS_BR2_PRELIM (0xA0000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_256MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV4 | OR_GPCM_SCY_2 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_CLEAR | OR_GPCM_EAD)
|
||||
|
||||
/*
|
||||
* Configuration for C3 on the local bus
|
||||
*/
|
||||
#define CONFIG_SYS_BR3_PRELIM (CONFIG_SYS_APP2_BASE | \
|
||||
BR_PS_16 | \
|
||||
BR_MS_GPCM | \
|
||||
BR_V)
|
||||
#define CONFIG_SYS_OR3_PRELIM (OR_AM_256MB | \
|
||||
OR_GPCM_SCY_4 | \
|
||||
OR_GPCM_TRLX_CLEAR | \
|
||||
OR_GPCM_EHTR_CLEAR)
|
||||
|
||||
/* APP2 */
|
||||
#define CONFIG_SYS_BR3_PRELIM (0xB0000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR3_PRELIM (OR_AM_256MB | OR_GPCM_SCY_4 | OR_GPCM_TRLX_CLEAR | OR_GPCM_EHTR_CLEAR)
|
||||
|
||||
#endif /* __CONFIG_H */
|
||||
|
@ -113,15 +113,9 @@
|
||||
*/
|
||||
#define CONFIG_SYS_FLASH_SIZE 256 /* max FLASH size is 256M */
|
||||
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | \
|
||||
BR_PS_16 | /* 16 bit port size */ \
|
||||
BR_MS_GPCM | /* MSEL = GPCM */ \
|
||||
BR_V)
|
||||
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_256MB | \
|
||||
OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | \
|
||||
OR_GPCM_SCY_5 | \
|
||||
OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xF0000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_256MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_SCY_5 | OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of flash banks */
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max num of sects on one chip */
|
||||
@ -130,15 +124,10 @@
|
||||
/*
|
||||
* PRIO1/PIGGY on the local bus CS1
|
||||
*/
|
||||
/* Window base at flash base */
|
||||
#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_KMBEC_FPGA_BASE | \
|
||||
BR_PS_8 | /* 8 bit port size */ \
|
||||
BR_MS_GPCM | /* MSEL = GPCM */ \
|
||||
BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_128MB | \
|
||||
OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | \
|
||||
OR_GPCM_SCY_2 | \
|
||||
OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
/* KMBEC_FPGA */
|
||||
#define CONFIG_SYS_BR1_PRELIM (0xE8000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_128MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_SCY_2 | OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
/*
|
||||
* Serial Port
|
||||
@ -356,20 +345,8 @@
|
||||
* 3 Local GPCM 8 bit 256MB TEP2 (16 bit)
|
||||
*/
|
||||
|
||||
/*
|
||||
* Configuration for C2 on the local bus
|
||||
*/
|
||||
#define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_APP1_BASE | \
|
||||
BR_PS_8 | \
|
||||
BR_MS_GPCM | \
|
||||
BR_V)
|
||||
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_256MB | \
|
||||
OR_GPCM_CSNT | \
|
||||
OR_GPCM_ACS_DIV4 | \
|
||||
OR_GPCM_SCY_2 | \
|
||||
OR_GPCM_TRLX_SET | \
|
||||
OR_GPCM_EHTR_CLEAR | \
|
||||
OR_GPCM_EAD)
|
||||
/* APP1 */
|
||||
#define CONFIG_SYS_BR2_PRELIM (0xA0000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_256MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV4 | OR_GPCM_SCY_2 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_CLEAR | OR_GPCM_EAD)
|
||||
|
||||
#endif /* __CONFIG_H */
|
||||
|
@ -120,15 +120,9 @@
|
||||
*/
|
||||
#define CONFIG_SYS_FLASH_SIZE 256 /* max FLASH size is 256M */
|
||||
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | \
|
||||
BR_PS_16 | /* 16 bit port size */ \
|
||||
BR_MS_GPCM | /* MSEL = GPCM */ \
|
||||
BR_V)
|
||||
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_256MB | \
|
||||
OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | \
|
||||
OR_GPCM_SCY_5 | \
|
||||
OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xF0000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_256MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_SCY_5 | OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of flash banks */
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max num of sects on one chip */
|
||||
@ -137,15 +131,10 @@
|
||||
/*
|
||||
* PRIO1/PIGGY on the local bus CS1
|
||||
*/
|
||||
/* Window base at flash base */
|
||||
#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_KMBEC_FPGA_BASE | \
|
||||
BR_PS_8 | /* 8 bit port size */ \
|
||||
BR_MS_GPCM | /* MSEL = GPCM */ \
|
||||
BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_128MB | \
|
||||
OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | \
|
||||
OR_GPCM_SCY_2 | \
|
||||
OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
/* KMBEC_FPGA */
|
||||
#define CONFIG_SYS_BR1_PRELIM (0xE8000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_128MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_SCY_2 | OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
/*
|
||||
* Serial Port
|
||||
@ -411,15 +400,9 @@
|
||||
*
|
||||
*/
|
||||
|
||||
#define CONFIG_SYS_BR3_PRELIM (CONFIG_SYS_APP2_BASE | \
|
||||
BR_PS_16 | \
|
||||
BR_MS_GPCM | \
|
||||
BR_V)
|
||||
|
||||
#define CONFIG_SYS_OR3_PRELIM (OR_AM_256MB | \
|
||||
OR_GPCM_SCY_5 | \
|
||||
OR_GPCM_TRLX_CLEAR | \
|
||||
OR_GPCM_EHTR_CLEAR)
|
||||
/* APP2 */
|
||||
#define CONFIG_SYS_BR3_PRELIM (0xB0000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR3_PRELIM (OR_AM_256MB | OR_GPCM_SCY_5 | OR_GPCM_TRLX_CLEAR | OR_GPCM_EHTR_CLEAR)
|
||||
|
||||
/* ethernet port connected to piggy (UEC2) */
|
||||
#define CONFIG_HAS_ETH1
|
||||
|
@ -113,15 +113,9 @@
|
||||
*/
|
||||
#define CONFIG_SYS_FLASH_SIZE 256 /* max FLASH size is 256M */
|
||||
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | \
|
||||
BR_PS_16 | /* 16 bit port size */ \
|
||||
BR_MS_GPCM | /* MSEL = GPCM */ \
|
||||
BR_V)
|
||||
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_256MB | \
|
||||
OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | \
|
||||
OR_GPCM_SCY_5 | \
|
||||
OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xF0000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_256MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_SCY_5 | OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of flash banks */
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max num of sects on one chip */
|
||||
@ -130,15 +124,10 @@
|
||||
/*
|
||||
* PRIO1/PIGGY on the local bus CS1
|
||||
*/
|
||||
/* Window base at flash base */
|
||||
#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_KMBEC_FPGA_BASE | \
|
||||
BR_PS_8 | /* 8 bit port size */ \
|
||||
BR_MS_GPCM | /* MSEL = GPCM */ \
|
||||
BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_128MB | \
|
||||
OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | \
|
||||
OR_GPCM_SCY_2 | \
|
||||
OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
/* KMBEC_FPGA */
|
||||
#define CONFIG_SYS_BR1_PRELIM (0xE8000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_128MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_SCY_2 | OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
/*
|
||||
* Serial Port
|
||||
@ -358,32 +347,12 @@
|
||||
* 3 Local GPCM 8 bit 256MB TEP2 (16 bit)
|
||||
*/
|
||||
|
||||
/*
|
||||
* Configuration for C2 on the local bus
|
||||
*/
|
||||
#define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_APP1_BASE | \
|
||||
BR_PS_8 | \
|
||||
BR_MS_GPCM | \
|
||||
BR_V)
|
||||
/* APP1 */
|
||||
#define CONFIG_SYS_BR2_PRELIM (0xA0000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_256MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV4 | OR_GPCM_SCY_2 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_CLEAR | OR_GPCM_EAD)
|
||||
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_256MB | \
|
||||
OR_GPCM_CSNT | \
|
||||
OR_GPCM_ACS_DIV4 | \
|
||||
OR_GPCM_SCY_2 | \
|
||||
OR_GPCM_TRLX_SET | \
|
||||
OR_GPCM_EHTR_CLEAR | \
|
||||
OR_GPCM_EAD)
|
||||
|
||||
/*
|
||||
* Configuration for C3 on the local bus
|
||||
*/
|
||||
#define CONFIG_SYS_BR3_PRELIM (CONFIG_SYS_APP2_BASE | \
|
||||
BR_PS_16 | \
|
||||
BR_MS_GPCM | \
|
||||
BR_V)
|
||||
#define CONFIG_SYS_OR3_PRELIM (OR_AM_256MB | \
|
||||
OR_GPCM_SCY_4 | \
|
||||
OR_GPCM_TRLX_CLEAR | \
|
||||
OR_GPCM_EHTR_CLEAR)
|
||||
/* APP2 */
|
||||
#define CONFIG_SYS_BR3_PRELIM (0xB0000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR3_PRELIM (OR_AM_256MB | OR_GPCM_SCY_4 | OR_GPCM_TRLX_CLEAR | OR_GPCM_EHTR_CLEAR)
|
||||
|
||||
#endif /* __CONFIG_H */
|
||||
|
@ -112,15 +112,9 @@
|
||||
*/
|
||||
#define CONFIG_SYS_FLASH_SIZE 256 /* max FLASH size is 256M */
|
||||
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | \
|
||||
BR_PS_16 | /* 16 bit port size */ \
|
||||
BR_MS_GPCM | /* MSEL = GPCM */ \
|
||||
BR_V)
|
||||
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_256MB | \
|
||||
OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | \
|
||||
OR_GPCM_SCY_5 | \
|
||||
OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xF0000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_256MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_SCY_5 | OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of flash banks */
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max num of sects on one chip */
|
||||
@ -129,15 +123,10 @@
|
||||
/*
|
||||
* PRIO1/PIGGY on the local bus CS1
|
||||
*/
|
||||
/* Window base at flash base */
|
||||
#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_KMBEC_FPGA_BASE | \
|
||||
BR_PS_8 | /* 8 bit port size */ \
|
||||
BR_MS_GPCM | /* MSEL = GPCM */ \
|
||||
BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_128MB | \
|
||||
OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | \
|
||||
OR_GPCM_SCY_2 | \
|
||||
OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
/* KMBEC_FPGA */
|
||||
#define CONFIG_SYS_BR1_PRELIM (0xE8000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_128MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_SCY_2 | OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
/*
|
||||
* Serial Port
|
||||
@ -400,24 +389,13 @@
|
||||
*
|
||||
*/
|
||||
|
||||
/*
|
||||
* APP1 on the local bus CS2
|
||||
*/
|
||||
#define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_APP1_BASE | \
|
||||
BR_PS_16 | \
|
||||
BR_MS_UPMA | \
|
||||
BR_V)
|
||||
/* APP1 */
|
||||
#define CONFIG_SYS_BR2_PRELIM (0xA0000000 | BR_PS_16 | BR_MS_UPMA | BR_V)
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_256MB)
|
||||
|
||||
#define CONFIG_SYS_BR3_PRELIM (CONFIG_SYS_APP2_BASE | \
|
||||
BR_PS_16 | \
|
||||
BR_V)
|
||||
|
||||
#define CONFIG_SYS_OR3_PRELIM (OR_AM_256MB | \
|
||||
OR_GPCM_CSNT | \
|
||||
OR_GPCM_ACS_DIV4 | \
|
||||
OR_GPCM_SCY_3 | \
|
||||
OR_GPCM_TRLX_SET)
|
||||
/* APP2 */
|
||||
#define CONFIG_SYS_BR3_PRELIM (0xB0000000 | BR_PS_16 | BR_V)
|
||||
#define CONFIG_SYS_OR3_PRELIM (OR_AM_256MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV4 | OR_GPCM_SCY_3 | OR_GPCM_TRLX_SET)
|
||||
|
||||
#define CONFIG_SYS_MAMR (MxMR_GPL_x4DIS | \
|
||||
0x0000c000 | \
|
||||
|
@ -179,19 +179,9 @@
|
||||
#define CONFIG_SYS_FLASH_BASE 0xFC000000 /* FLASH base address */
|
||||
#define CONFIG_SYS_FLASH_SIZE 64 /* FLASH size is 64M */
|
||||
|
||||
/* Window base at flash base */
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE \
|
||||
| BR_PS_16 /* 16 bit port */ \
|
||||
| BR_MS_GPCM /* MSEL = GPCM */ \
|
||||
| BR_V) /* valid */
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_64MB \
|
||||
| OR_UPM_XAM \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_ACS_DIV2 \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_4 \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET)
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xFC000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_64MB | OR_UPM_XAM | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_XACS | OR_GPCM_SCY_4 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET)
|
||||
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 512
|
||||
@ -205,27 +195,19 @@
|
||||
* SJA1000 CAN controller on Local Bus
|
||||
*/
|
||||
#define CONFIG_SYS_SJA1000_BASE 0xFBFF0000
|
||||
#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_SJA1000_BASE \
|
||||
| BR_PS_8 /* 8 bit port size */ \
|
||||
| BR_MS_GPCM /* MSEL = GPCM */ \
|
||||
| BR_V) /* valid */
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_32KB \
|
||||
| OR_GPCM_SCY_5 \
|
||||
| OR_GPCM_EHTR_SET)
|
||||
/* 0xFFFF8052 */
|
||||
|
||||
/* SJA1000 */
|
||||
#define CONFIG_SYS_BR1_PRELIM (0xFBFF0000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_32KB | OR_GPCM_SCY_5 | OR_GPCM_EHTR_SET)
|
||||
|
||||
/*
|
||||
* CPLD on Local Bus
|
||||
*/
|
||||
#define CONFIG_SYS_CPLD_BASE 0xFBFF8000
|
||||
#define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_CPLD_BASE \
|
||||
| BR_PS_8 /* 8 bit port */ \
|
||||
| BR_MS_GPCM /* MSEL = GPCM */ \
|
||||
| BR_V) /* valid */
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_32KB \
|
||||
| OR_GPCM_SCY_4 \
|
||||
| OR_GPCM_EHTR_SET)
|
||||
/* 0xFFFF8042 */
|
||||
|
||||
/* CPLD */
|
||||
#define CONFIG_SYS_BR2_PRELIM (0xFBFF8000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_32KB | OR_GPCM_SCY_4 | OR_GPCM_EHTR_SET)
|
||||
|
||||
/*
|
||||
* Serial Port
|
||||
|
@ -98,21 +98,9 @@
|
||||
#define CONFIG_SYS_FLASH_BASE 0xFF800000 /* start of FLASH */
|
||||
#define CONFIG_SYS_FLASH_SIZE 8 /* flash size in MB */
|
||||
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE \
|
||||
| BR_PS_16 /* 16 bit port */ \
|
||||
| BR_MS_GPCM /* MSEL = GPCM */ \
|
||||
| BR_V) /* valid */
|
||||
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_8MB \
|
||||
| OR_GPCM_XAM \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_ACS_DIV2 \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET \
|
||||
| OR_GPCM_EAD)
|
||||
/* 0xFF806FF7 */
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xFF800000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_8MB | OR_GPCM_XAM | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET | OR_GPCM_EAD)
|
||||
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 64 /* sectors per device */
|
||||
|
@ -167,19 +167,9 @@
|
||||
#define CONFIG_SYS_FLASH_BASE 0xFE000000 /* FLASH base address */
|
||||
#define CONFIG_SYS_FLASH_SIZE 8 /* FLASH size is up to 8M */
|
||||
|
||||
/* Window base at flash base */
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE \
|
||||
| BR_PS_16 /* 16 bit port */ \
|
||||
| BR_MS_GPCM /* MSEL = GPCM */ \
|
||||
| BR_V) /* valid */
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_8MB \
|
||||
| OR_UPM_XAM \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_ACS_DIV2 \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET)
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xFE000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_8MB | OR_UPM_XAM | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET)
|
||||
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 135
|
||||
@ -193,18 +183,9 @@
|
||||
#define CONFIG_SYS_FPGA0_BASE 0xE0600000
|
||||
#define CONFIG_SYS_FPGA0_SIZE 1 /* FPGA size is 1M */
|
||||
|
||||
/* Window base at FPGA base */
|
||||
#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_FPGA0_BASE \
|
||||
| BR_PS_16 /* 16 bit port */ \
|
||||
| BR_MS_GPCM /* MSEL = GPCM */ \
|
||||
| BR_V) /* valid */
|
||||
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_1MB \
|
||||
| OR_UPM_XAM \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_SCY_5 \
|
||||
| OR_GPCM_TRLX_CLEAR \
|
||||
| OR_GPCM_EHTR_CLEAR)
|
||||
/* FPGA */
|
||||
#define CONFIG_SYS_BR1_PRELIM (0xE0600000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_1MB | OR_UPM_XAM | OR_GPCM_CSNT | OR_GPCM_SCY_5 | OR_GPCM_TRLX_CLEAR | OR_GPCM_EHTR_CLEAR)
|
||||
|
||||
#define CONFIG_SYS_FPGA_BASE(k) CONFIG_SYS_FPGA0_BASE
|
||||
#define CONFIG_SYS_FPGA_DONE(k) 0x0010
|
||||
|
@ -110,15 +110,9 @@
|
||||
*/
|
||||
#define CONFIG_SYS_FLASH_SIZE 256 /* max FLASH size is 256M */
|
||||
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | \
|
||||
BR_PS_16 | /* 16 bit port size */ \
|
||||
BR_MS_GPCM | /* MSEL = GPCM */ \
|
||||
BR_V)
|
||||
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_256MB | \
|
||||
OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | \
|
||||
OR_GPCM_SCY_5 | \
|
||||
OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xF0000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_256MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_SCY_5 | OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of flash banks */
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max num of sects on one chip */
|
||||
@ -127,15 +121,10 @@
|
||||
/*
|
||||
* PRIO1/PIGGY on the local bus CS1
|
||||
*/
|
||||
/* Window base at flash base */
|
||||
#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_KMBEC_FPGA_BASE | \
|
||||
BR_PS_8 | /* 8 bit port size */ \
|
||||
BR_MS_GPCM | /* MSEL = GPCM */ \
|
||||
BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_128MB | \
|
||||
OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | \
|
||||
OR_GPCM_SCY_2 | \
|
||||
OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
/* KMBEC_FPGA */
|
||||
#define CONFIG_SYS_BR1_PRELIM (0xE8000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_128MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_SCY_2 | OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
/*
|
||||
* Serial Port
|
||||
@ -353,24 +342,13 @@
|
||||
*
|
||||
*/
|
||||
|
||||
/*
|
||||
* APP1 on the local bus CS2
|
||||
*/
|
||||
#define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_APP1_BASE | \
|
||||
BR_PS_16 | \
|
||||
BR_MS_UPMA | \
|
||||
BR_V)
|
||||
/* APP1 */
|
||||
#define CONFIG_SYS_BR2_PRELIM (0xA0000000 | BR_PS_16 | BR_MS_UPMA | BR_V)
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_256MB)
|
||||
|
||||
#define CONFIG_SYS_BR3_PRELIM (CONFIG_SYS_APP2_BASE | \
|
||||
BR_PS_16 | \
|
||||
BR_V)
|
||||
|
||||
#define CONFIG_SYS_OR3_PRELIM (OR_AM_256MB | \
|
||||
OR_GPCM_CSNT | \
|
||||
OR_GPCM_ACS_DIV4 | \
|
||||
OR_GPCM_SCY_3 | \
|
||||
OR_GPCM_TRLX_SET)
|
||||
/* APP2 */
|
||||
#define CONFIG_SYS_BR3_PRELIM (0xB0000000 | BR_PS_16 | BR_V)
|
||||
#define CONFIG_SYS_OR3_PRELIM (OR_AM_256MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV4 | OR_GPCM_SCY_3 | OR_GPCM_TRLX_SET)
|
||||
|
||||
#define CONFIG_SYS_MAMR (MxMR_GPL_x4DIS | \
|
||||
0x0000c000 | \
|
||||
|
@ -113,15 +113,9 @@
|
||||
*/
|
||||
#define CONFIG_SYS_FLASH_SIZE 256 /* max FLASH size is 256M */
|
||||
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | \
|
||||
BR_PS_16 | /* 16 bit port size */ \
|
||||
BR_MS_GPCM | /* MSEL = GPCM */ \
|
||||
BR_V)
|
||||
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_256MB | \
|
||||
OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | \
|
||||
OR_GPCM_SCY_5 | \
|
||||
OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xF0000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_256MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_SCY_5 | OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of flash banks */
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max num of sects on one chip */
|
||||
@ -130,15 +124,10 @@
|
||||
/*
|
||||
* PRIO1/PIGGY on the local bus CS1
|
||||
*/
|
||||
/* Window base at flash base */
|
||||
#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_KMBEC_FPGA_BASE | \
|
||||
BR_PS_8 | /* 8 bit port size */ \
|
||||
BR_MS_GPCM | /* MSEL = GPCM */ \
|
||||
BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_128MB | \
|
||||
OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | \
|
||||
OR_GPCM_SCY_2 | \
|
||||
OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
/* KMBEC_FPGA */
|
||||
#define CONFIG_SYS_BR1_PRELIM (0xE8000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_128MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_SCY_2 | OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
/*
|
||||
* Serial Port
|
||||
@ -356,20 +345,8 @@
|
||||
* 3 Local GPCM 8 bit 256MB TEP2 (16 bit)
|
||||
*/
|
||||
|
||||
/*
|
||||
* Configuration for C2 on the local bus
|
||||
*/
|
||||
#define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_APP1_BASE | \
|
||||
BR_PS_8 | \
|
||||
BR_MS_GPCM | \
|
||||
BR_V)
|
||||
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_256MB | \
|
||||
OR_GPCM_CSNT | \
|
||||
OR_GPCM_ACS_DIV4 | \
|
||||
OR_GPCM_SCY_2 | \
|
||||
OR_GPCM_TRLX_SET | \
|
||||
OR_GPCM_EHTR_CLEAR | \
|
||||
OR_GPCM_EAD)
|
||||
/* APP1 */
|
||||
#define CONFIG_SYS_BR2_PRELIM (0xA0000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_256MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV4 | OR_GPCM_SCY_2 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_CLEAR | OR_GPCM_EAD)
|
||||
|
||||
#endif /* __CONFIG_H */
|
||||
|
@ -113,15 +113,9 @@
|
||||
*/
|
||||
#define CONFIG_SYS_FLASH_SIZE 256 /* max FLASH size is 256M */
|
||||
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | \
|
||||
BR_PS_16 | /* 16 bit port size */ \
|
||||
BR_MS_GPCM | /* MSEL = GPCM */ \
|
||||
BR_V)
|
||||
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_256MB | \
|
||||
OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | \
|
||||
OR_GPCM_SCY_5 | \
|
||||
OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xF0000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_256MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_SCY_5 | OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of flash banks */
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max num of sects on one chip */
|
||||
@ -130,15 +124,10 @@
|
||||
/*
|
||||
* PRIO1/PIGGY on the local bus CS1
|
||||
*/
|
||||
/* Window base at flash base */
|
||||
#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_KMBEC_FPGA_BASE | \
|
||||
BR_PS_8 | /* 8 bit port size */ \
|
||||
BR_MS_GPCM | /* MSEL = GPCM */ \
|
||||
BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_128MB | \
|
||||
OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | \
|
||||
OR_GPCM_SCY_2 | \
|
||||
OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
/* KMBEC_FPGA */
|
||||
#define CONFIG_SYS_BR1_PRELIM (0xE8000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_128MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_SCY_2 | OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
/*
|
||||
* Serial Port
|
||||
@ -358,36 +347,13 @@
|
||||
* 3 Local GPCM 8 bit 256MB TEP2 (16 bit)
|
||||
*/
|
||||
|
||||
/*
|
||||
* Configuration for C2 on the local bus
|
||||
*/
|
||||
#define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_APP1_BASE | \
|
||||
BR_PS_8 | \
|
||||
BR_MS_GPCM | \
|
||||
BR_V)
|
||||
/* APP1 */
|
||||
#define CONFIG_SYS_BR2_PRELIM (0xA0000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_256MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV4 | OR_GPCM_SCY_2 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_CLEAR | OR_GPCM_EAD)
|
||||
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_256MB | \
|
||||
OR_GPCM_CSNT | \
|
||||
OR_GPCM_ACS_DIV4 | \
|
||||
OR_GPCM_SCY_2 | \
|
||||
OR_GPCM_TRLX_SET | \
|
||||
OR_GPCM_EHTR_CLEAR | \
|
||||
OR_GPCM_EAD)
|
||||
|
||||
/*
|
||||
* Configuration for C3 on the local bus
|
||||
*/
|
||||
#define CONFIG_SYS_BR3_PRELIM (CONFIG_SYS_APP2_BASE | \
|
||||
BR_PS_8 | \
|
||||
BR_MS_GPCM | \
|
||||
BR_V)
|
||||
|
||||
#define CONFIG_SYS_OR3_PRELIM (OR_AM_256MB | \
|
||||
OR_GPCM_CSNT | \
|
||||
OR_GPCM_ACS_DIV2 | \
|
||||
OR_GPCM_SCY_2 | \
|
||||
OR_GPCM_TRLX_SET | \
|
||||
OR_GPCM_EHTR_CLEAR)
|
||||
/* APP2 */
|
||||
#define CONFIG_SYS_BR3_PRELIM (0xB0000000 | BR_PS_8 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR3_PRELIM (OR_AM_256MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_SCY_2 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_CLEAR)
|
||||
|
||||
#define CONFIG_SYS_MAMR (MxMR_GPL_x4DIS | \
|
||||
0x0000c000 | \
|
||||
|
@ -153,63 +153,25 @@
|
||||
#define CONFIG_NAND_FSL_ELBC 1
|
||||
#define CONFIG_SYS_NAND_BLOCK_SIZE 16384
|
||||
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xFE000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_32MB | OR_GPCM_CSNT | OR_GPCM_ACS_DIV4 | OR_GPCM_SCY_5 | OR_GPCM_TRLX_SET | OR_GPCM_EAD)
|
||||
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE \
|
||||
| BR_PS_16 /* 16 bit */ \
|
||||
| BR_MS_GPCM /* MSEL = GPCM */ \
|
||||
| BR_V) /* valid */
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_32MB \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_ACS_DIV4 \
|
||||
| OR_GPCM_SCY_5 \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EAD)
|
||||
/* 0xfe000c55 */
|
||||
|
||||
#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_NAND_BASE \
|
||||
| BR_PS_8 \
|
||||
| BR_DECC_CHK_GEN \
|
||||
| BR_MS_FCM \
|
||||
| BR_V) /* valid */
|
||||
/* 0x61000c21 */
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_32KB \
|
||||
| OR_FCM_BCTLD \
|
||||
| OR_FCM_CHT \
|
||||
| OR_FCM_SCY_2 \
|
||||
| OR_FCM_RST \
|
||||
| OR_FCM_TRLX) /* 0xffff90ac */
|
||||
/* NAND */
|
||||
#define CONFIG_SYS_BR1_PRELIM (0x61000000 | BR_PS_8 | BR_DECC_CHK_GEN | BR_MS_FCM | BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_32KB | OR_FCM_BCTLD | OR_FCM_CHT | OR_FCM_SCY_2 | OR_FCM_RST | OR_FCM_TRLX)
|
||||
|
||||
/* Still needed for spl_minimal.c */
|
||||
#define CONFIG_SYS_NAND_BR_PRELIM CONFIG_SYS_BR1_PRELIM
|
||||
#define CONFIG_SYS_NAND_OR_PRELIM CONFIG_SYS_OR1_PRELIM
|
||||
|
||||
/* CS2 NvRAM */
|
||||
#define CONFIG_SYS_BR2_PRELIM (0x60000000 \
|
||||
| BR_PS_8 \
|
||||
| BR_V)
|
||||
/* 0x60000801 */
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_128KB \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_3 \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET \
|
||||
| OR_GPCM_EAD)
|
||||
/* 0xfffe0937 */
|
||||
/* local bus read write buffer mapping SRAM@0x64000000 */
|
||||
#define CONFIG_SYS_BR3_PRELIM (0x62000000 \
|
||||
| BR_PS_16 \
|
||||
| BR_V)
|
||||
/* 0x62001001 */
|
||||
/* NVRAM */
|
||||
#define CONFIG_SYS_BR2_PRELIM (0x60000000 | BR_PS_8 | BR_V)
|
||||
#define CONFIG_SYS_OR2_PRELIM (OR_AM_128KB | OR_GPCM_CSNT | OR_GPCM_XACS | OR_GPCM_SCY_3 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET | OR_GPCM_EAD)
|
||||
|
||||
#define CONFIG_SYS_OR3_PRELIM (OR_AM_32MB \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET \
|
||||
| OR_GPCM_EAD)
|
||||
/* 0xfe0009f7 */
|
||||
/* SRAM */
|
||||
#define CONFIG_SYS_BR3_PRELIM (0x62000000 | BR_PS_16 | BR_V)
|
||||
#define CONFIG_SYS_OR3_PRELIM (OR_AM_32MB | OR_GPCM_CSNT | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET | OR_GPCM_EAD)
|
||||
|
||||
/*
|
||||
* Serial Port
|
||||
|
@ -69,31 +69,16 @@
|
||||
*/
|
||||
#define CONFIG_SYS_FLASH_BASE 0xf8000000 /* start of FLASH */
|
||||
#define CONFIG_SYS_FLASH_SIZE 128 /* flash size in MB */
|
||||
#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | \
|
||||
BR_PS_16 | /* 16bit */ \
|
||||
BR_MS_GPCM | /* MSEL = GPCM */ \
|
||||
BR_V) /* valid */
|
||||
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_128MB \
|
||||
| OR_GPCM_XAM \
|
||||
| OR_GPCM_CSNT \
|
||||
| OR_GPCM_ACS_DIV2 \
|
||||
| OR_GPCM_XACS \
|
||||
| OR_GPCM_SCY_15 \
|
||||
| OR_GPCM_TRLX_SET \
|
||||
| OR_GPCM_EHTR_SET \
|
||||
| OR_GPCM_EAD)
|
||||
/* 0xf8006ff7 */
|
||||
/* FLASH */
|
||||
#define CONFIG_SYS_BR0_PRELIM (0xF8000000 | BR_PS_16 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR0_PRELIM (OR_AM_128MB | OR_GPCM_XAM | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_TRLX_SET | OR_GPCM_EHTR_SET | OR_GPCM_EAD)
|
||||
|
||||
#define CONFIG_SYS_WINDOW1_BASE 0xf0000000
|
||||
#define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_WINDOW1_BASE \
|
||||
| BR_PS_32 \
|
||||
| BR_MS_GPCM \
|
||||
| BR_V)
|
||||
/* 0xF0001801 */
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_256KB \
|
||||
| OR_GPCM_SETA)
|
||||
/* 0xfffc0208 */
|
||||
|
||||
/* WINDOW1 */
|
||||
#define CONFIG_SYS_BR1_PRELIM (0xF0000000 | BR_PS_32 | BR_MS_GPCM | BR_V)
|
||||
#define CONFIG_SYS_OR1_PRELIM (OR_AM_256KB | OR_GPCM_SETA)
|
||||
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device*/
|
||||
|
Loading…
Reference in New Issue
Block a user